

TMS320C6A816x C6000 DSP+ARM Processors

Check for Samples: TMS320C6A8168, TMS320C6A8167

1 Device Summary

1.1 Features

- High-Performance C6000™ DSP+ARM[®] Processors
 - ARM[®] Cortex[™]-A8 RISC Processor
 - Up to 1.5 GHz
 - C674x VLIW DSP
 - Up to 1.25 GHz
 - Up to 12000/9000 C674x MIPS/MFLOPS
 - Fully Software-Compatible with C67x+™ and C64x+™
- ARM[®] Cortex[™]-A8 Core
 - ARMv7 Architecture
 - In-Order, Dual-Issue, Superscalar Processor Core
 - NEON™ Multimedia Architecture
 - Supports Integer and Floating Point (VFPv3-IEEE754 compliant)
 - Jazelle® RCT Execution Environment
- ARM[®] Cortex[™]-A8 Memory Architecture
 - 32K-Byte Instruction and Data Caches
 - 256K-Byte L2 Cache
 - 64K-Byte RAM, 48K-Byte Boot ROM
- TMS320C674x Floating-Point VLIW DSP
 - 64 General-Purpose Registers (32-Bit)
 - Six ALU (32-/40-Bit) Functional Units
 - Supports 32-Bit Integer, SP (IEEE Single Precision/32-Bit) and DP (IEEE Double Precision/64-Bit) Floating Point
 - Supports up to Four SP Adds Per Clock and Four DP Adds Every Two Clocks
 - Supports up to Two Floating-Point (SP or DP) Approximate Reciprocal or Square Root Operations Per Cycle
 - Two Multiply Functional Units
 - Mixed-Precision IEEE Floating-Point

Multiply Supported up to:

- 2 SP x SP → SP Per Clock
- 2 SP x SP → DP Every Two Clocks
- 2 SP x DP → DP Every Three Clocks
- 2 DP x DP → DP Every Four Clocks
- Fixed-Point Multiply Supports Two 32 x 32 Multiplies, Four 16 x 16-bit Multiplies including Complex Multiplies, or Eight 8 x 8-Bit Multiplies per Clock Cycle
- C674x Two-Level Memory Architecture
 - 32K-Byte L1P and L1D RAM/Cache
 - 256K-Byte L2 Unified Mapped RAM/Caches
- DSP/EDMA Memory Management Unit (DEMMU)
 - Maps C674x DSP and EMDA TCB Memory Accesses to System Addresses
- 512K-Bytes On-Chip Memory Controller (OCMC) RAM
- SGX530 3D Graphics Engine (available only on the C6A8168 device)
 - Delivers up to 30 MTriangles/s
 - Universal Scalable Shader Engine
 - Direct3D[®] Mobile, OpenGL[®] ES 1.1 and 2.0,
 OpenVG[™] 1.1, OpenMax[™] API Support
 - Advanced Geometry DMA Driven Operation
 - Programmable HQ Image Anti-Aliasing
- Endianness
 - ARM/DSP Instructions/Data Little Endian
- HD Video Processing Subsystem (HDVPSS)
 - Two 165 MHz HD Video Capture Channels
 - One 16/24-bit and One 16-bit Channel
 - Each Channel Splittable Into Dual 8-bit Capture Channels
 - Two 165 MHz HD Video Display Channels

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

C6000, C64x+, SmartReflex, TMS320C6000, Code Composer Studio, DSP/BIOS, XDS are trademarks of Texas Instruments. Cortex, NEON are trademarks of ARM Ltd or its subsidiaries.

ARM, Jazelle, Thumb are registered trademarks of ARM Ltd or its subsidiaries.

 ${\tt USSE, POWERVR} \ are \ trademarks \ of \ Imagination \ Technologies \ Limited.$

OpenVG, OpenMax are trademarks of Khronos Group Inc.

Direct3D, Microsoft, Windows are registered trademarks of Microsoft Corporation in the United States and/or other countries. I²C BUS is a registered trademark of NXP B.V. Corporation Netherlands.

PCI Express, PCIe are registered trademarks of PCI-SIG.

OpenGL is a registered trademark of Silicon Graphics International Corp. or its subsidiaries in the United States and/or other countries.

All other trademarks are the property of their respective owners.



- One 16/24/30-Bit and One 16-bit Channel
- Simultaneous SD and HD Analog Output
- Digital HDMI 1.3 transmitter with PHY with HDCP up to 165-MHz pixel clock
- Advanced Video Processing Features Such as Scan/Format/Rate Conversion
- Three Graphics Layers and Compositors
- Dual 32-bit DDR2/3 SDRAM Interfaces
 - Supports up to DDR2-800 and DDR3-1600
 - Up to Eight x8 Devices Total
 - 2 GB Total Address Space
 - Dynamic Memory Manager (DMM)
 - Programmable Multi-Zone Memory Mapping and Interleaving
 - Enables Efficient 2D Block Accesses
 - Supports Tiled Objects in 0°, 90°, 180°, or 270 Orientation and Mirroring
 - Optimizes Interlaced Accesses
- One PCI Express[®] (PCIe[®]) 2.0 Port With Integrated PHY
 - Single Port With 1 or 2 Lanes at 5.0 GT/s
 - Configurable as Root Complex or Endpoint
- Serial ATA (SATA) 3.0 Gbps Controller With Integrated PHYs
 - Direct Interface for Two Hard Disk Drives
 - Hardware-Assisted Native Command Queuing (NCQ) from up to 32 Entries
 - Supports Port Multiplier and Command-Based Switching
- Two 10/100/1000 Mbps Ethernet MACs (EMAC)
 - IEEE 802.3 Compliant (3.3V I/O Only)
 - MII and GMII Media Independent I/Fs
 - Management Data I/O (MDIO) Module
- Dual USB 2.0 Ports With Integrated PHYs
 - USB 2.0 High-/Full-Speed Client
 - USB 2.0 High-/Full-/Low-Speed Host
 - Supports End Points 0-15
- General Purpose Memory Controller (GPMC)
 - 8-/16-bit Multiplexed Address/Data Bus
 - Up to 6 Chip Selects With up to 256M-Byte Address Space per Chip Select Pin
 - Glueless Interface to NOR Flash, NAND Flash (With BCH and Hamming Error Code Detection), SRAM and Pseudo-SRAM
 - Error Locator Module (ELM) Outside of

- GPMC to Provide Up to 16-Bit/512-Bytes Hardware ECC for NAND
- Flexible Asynchronous Protocol Control for Interface to FPGA, CPLD, ASICs, etc.
- Enhanced Direct-Memory-Access (EDMA) Controller
 - Four Transfer Controllers
 - 64/8 Independent DMA/QDMA Channels
- Seven 32-bit General-Purpose Timers
- One System Watchdog Timer
- Three Configurable UART/IrDA/CIR Modules
 - UARTO With Modem Control Signals
 - Supports up to 3.6864 Mbps UART
 - SIR, MIR, FIR (4.0 MBAUD), and CIR
- One 40-MHz Serial Peripheral Interface (SPI) With Four Chip-Selects
- SD/SDIO serial interface (1-/4-Bit)
- Dual Inter-Integrated Circuit (I²C BUS[®]) Ports
- Three Multichannel Audio Serial Ports
 - One Six-Serializer Transmit/Receive Port
 - Two Dual-Serializer Transmit/Receive Ports
 - DIT-Capable For S/PDIF (All Ports)
- Multichannel Buffered Serial Port (McBSP)
 - Transmit/Receive Clocks up to 48 MHz
 - Two Clock Zones and Two Serial Data Pins
 - Supports TDM, I2S, and Similar Formats
- Real-Time Clock (RTC)
 - One-Time or Periodic Interrupt Generation
- Up to 64 General-Purpose I/O (GPIO) Pins
- On-Chip ARM® ROM Bootloader (RBL)
- Power, Reset, and Clock Management
 - SmartReflex™ Technology (Level 2)
 - Seven Independent Core Power Domains
 - Clock Enable/Disable Control For Subsystems and Peripherals
- IEEE-1149.1 (JTAG) and IEEE-1149.7 (cJTAG) Compatible
- 1031-Pin Pb-Free BGA Package (CYG Suffix), 0.65-mm Ball Pitch
- Via Channel[™] Technology Enables use of 0.8mm Design Rules
- 40-nm CMOS Technology
- 3.3-V Single-Ended LVCMOS I/Os (except for DDR3 at 1.5 V, DDR2 at 1.8 V, and DEV_CLKIN at 1.8 V)



1.2 Applications

- Machine/ Industrial Vision System
- High-End Test and Measurement
- Tracking and Control
- Medical/Biological Imaging

1.3 Description

The C6A816x C6000™ DSP+ARM® Processors are a highly-integrated, programmable platform that leverages TI's C6000 technology to meet the processing needs of the following applications: Medical/Industrial Vision Systems, High-End Test and Measurement, Tracking and Control, and Medical/Biological Imaging.

The device enables OEMs and ODMs to quickly bring to market devices featuring robust operating systems support, rich user interfaces, and high processing performance through the maximum flexibility of a fully integrated mixed processor solution. The device combines programmable digital signal processing with an ARM® processor and a highly-integrated peripheral set.

The C674x DSP core is the high-performance floating-point DSP generation in the TMS320C6000™ DSP platform. The C674x floating-point DSP processor uses 32KB of L1 program memory and 32KB of L1 data memory. Up to 32KB of L1P can be configured as program cache. The remaining is non-cacheable no-wait-state program memory. Up to 32KB of L1D can be configured as data cache. The remaining is non-cacheable no-wait-state data memory. The DSP has 128KB of L2 RAM, which can be defined as SRAM, L2 cache, or a combination of both. All C674x L3 and off-chip memory accesses are routed through an MMU.

Programmability is provided by an ARM[®] Cortex[™]-A8 RISC CPU with NEON[™] extension and TI C674x VLIW floating-point DSP core. The ARM[®] allows developers to keep control functions separate from A/V algorithms programmed on the DSP, thus reducing the complexity of the system software. The ARM[®] Cortex[™]-A8 32-bit RISC processor with NEON[™] floating-point extension includes: 32K bytes (KB) of instruction cache; 32KB of data cache; 256KB of L2 cache; and 64KB of RAM.

The rich peripheral set provides the ability to control external peripheral devices and communicate with external processors. For details on each of the peripherals, see the related sections in this document and the associated peripheral reference guides. The peripheral set includes: HD Video Processing Subsystem (HDVPSS), which provides output of simultaneous HD and SD analog video and dual HD video inputs; up to two Gigabit Ethernet MACs (10/100/1000 Mbps) with GMII and MDIO interface; two USB ports with integrated 2.0 PHY; PCIe® port x2 lanes GEN2 compliant interface, which allows the device to act as a PCIe® root complex or device endpoint; one 6-channel McASP audio serial port (with DIT mode); two dual-channel McASP audio serial ports (with DIT mode); one McBSP multichannel buffered serial port; three UARTs with IrDA and CIR support; SPI serial interface; SD/SDIO serial interface; two I2C master/slave interfaces; up to 64 General-Purpose I/O (GPIO); seven 32-bit timers; system watchdog timer; dual DDR2/3 SDRAM interface; flexible 8/16-bit asynchronous memory interface; and up to two SATA interfaces for external storage on two disk drives, or more with the use of a port multiplier.


The device also includes an SGX530 3D graphics engine (available only on the C6A8168 device) to offload 3D graphics processing tasks from the DSP core, making more DSP MIPS available for common real-time signal processing algorithms. Additionally, it has a complete set of development tools for both the ARM and DSP which include C compilers, a DSP assembly optimizer to simplify programming and scheduling, and a Microsoft [®] Windows [®] debugger interface for visibility into source code execution.

The device package has been specially engineered with Via Channel[™] technology. This technology allows 0.8-mm pitch PCB feature sizes to be used in this 0.65-mm pitch package, and substantially reduces PCB costs. It also allows PCB routing in only two signal layers due to the increased layer efficiency of the Via Channel[™] BGA technology.



1.4 **Functional Block Diagram**

Figure 1-1 shows the functional block diagram of the device.



A. SGX530 is available only on the TMS320C6A8168 device.

Figure 1-1. TMS320C6A816x Functional Block Diagram





| W۱ | vw | tı | CO | m |
|----|----|----|----|---|

| 1 | Devi | ice Summary <u>1</u> | | 7.3 | Clocking | . 146 |
|----|--------|---|----|---------|---|-------|
| | 1.1 | Features 1 | | 7.4 | Interrupts | 156 |
| | 1.2 | Applications 3 | 8 | Peri | pheral Information and Timings | 167 |
| | 1.3 | Description 3 | | 8.1 | Parameter Information | 167 |
| | 1.4 | Functional Block Diagram4 | | 8.2 | Recommended Clock and Control Signal Transition | 'n |
| Re | vision | History 6 | | | Behavior | |
| 2 | Devi | ice Overview 8 | | 8.3 | DDR2/3 Memory Controller | 169 |
| | 2.1 | Device Comparison | - | 8.4 | Emulation Features and Capability | 205 |
| | 2.2 | Device Characteristics 9 | • | 8.5 | Enhanced Direct Memory Access (EDMA) | |
| | 2.3 | ARM Subsystem | - | | Controller | |
| | 2.4 | DSP Subsystem | • | 8.6 | Ethernet Media Access Controller (EMAC) | |
| | 2.5 | Media Controller | | 8.7 | General-Purpose Input/Output (GPIO) | |
| | 2.6 | Inter-Processor Communication | • | 8.8 | General-Purpose Memory Controller (GPMC) and | |
| | 2.7 | Power, Reset and Clock Management (PRCM) | | 0.0 | Error Locator Module (ELM) | |
| | | Module |) | 8.9 | High-Definition Multimedia Interface (HDMI) | 248 |
| | 2.8 | SGX530 (C6A8168 only) | | 8.10 | High-Definition Video Processing Subsystem (HDVPSS) | 257 |
| | 2.9 | Memory Map Summary 26 | | 8.11 | Inter-Integrated Circuit (I2C) | |
| 3 | Devi | ice Pins 37 | | 8.12 | Multichannel Audio Serial Port (McASP) | |
| | 3.1 | Pin Assignments | | 8.13 | Multichannel Buffered Serial Port (McBSP) | |
| | 3.2 | Terminal Functions | | 8.14 | Peripheral Component Interconnect Express (PCIe | |
| 4 | Devi | ice Configurations 116 | | | | |
| | 4.1 | Control Module | | 8.15 | Real-Time Clock (RTC) | . 284 |
| | 4.2 | Debugging Considerations | • | 8.16 | Secure Digital/Secure Digital Input Output | |
| | 4.3 | Boot Sequence | • | | (SD/SDIO) | . 286 |
| | 4.4 | Pin Multiplexing Control | • | 8.17 | Serial ATA Controller (SATA) | 289 |
| | 4.5 | How to Handle Unused Pins | • | 8.18 | Serial Peripheral Interface (SPI) | 293 |
| 5 | | em Interconnect | • | 8.19 | Timers | 300 |
| • | 5.1 | L3 Interconnect | - | 8.20 | Universal Asynchronous Receiver/Transmitter | |
| | 5.2 | L4 Interconnect | • | | (UART) | |
| 6 | _ | ice Operating Conditions | • | 8.21 | | |
| U | 6.1 | Absolute Maximum Ratings (Unless Otherwise | 9 | Devi | ice and Documentation Support | 314 |
| | 0.1 | Noted) | | 9.1 | Device Support | 314 |
| | 6.2 | Recommended Operating Conditions | • | 9.2 | Documentation Support | 315 |
| | 6.3 | Electrical Characteristics Over Recommended | | 9.3 | Community Resources | 315 |
| | 0.0 | Ranges of Supply Voltage and Operating | 10 | Mec | hanical Packaging and Orderable | |
| | | Temperature (Unless Otherwise Noted) 136 | | Info | rmation | |
| 7 | Pow | er, Reset, Clocking, and Interrupts 138 | | 10.1 | Thermal Data for CYG | 316 |
| | 7.1 | Power Supplies | | 10.2 | Packaging Information | 316 |
| | 7.2 | Reset <u>141</u> | | | | |



Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

This revision history highlights the technical changes made to the document in this revision.

TMS320C6A816x Revisions

| SEE | ADDITIONS/MODIFICATIONS/DELETIONS |
|----------------|--|
| Global | Changed all instances of C6-Integra to C6000 |
| Section 1.1 | Features: |
| | Modified Digital HDMI features item |
| Section 2.2 | Device Characteristics: |
| | Modified JTAGID Register in Table 2-2, Characteristics of the Processor |
| Section 2.9.1 | L3 Memory Map |
| | Modified GPMC block start address and added footnote in Table 2-20, L3 Memory Map |
| Section 2.9.4 | Cortex [™] -A8 Memory Map: |
| | Modified paragraph |
| Section 3.1.1 | Pin Map (Bottom View): |
| | Added Note |
| | Modified Figure 3-4 to Pin Map [Section D] - Silicon Revision 1.x |
| | Added Figure 3-5, Pin Map [Section D] - Silicon Revision 2.x |
| | Modified Figure 3-6 to Pin Map [Section E] - Silicon Revision 1.x |
| | Added Figure 3-7, Pin Map [Section E] - Silicon Revision 2.x |
| | Modified Figure 3-13 to Pin Map [Section K] - Silicon Revision 1.x |
| | Added Figure 3-14, Pin Map [Section K] - Silicon Revision 2.x |
| | Modified Figure 3-15 to Pin Map [Section L] - Silicon Revision 1.x |
| | Added Figure 3-16, Pin Map [Section L] - Silicon Revision 2.x |
| Section 3.2.10 | Oscillator/Phase-Locked Loop (PLL) Signals: |
| | Modified CLKIN32 signal description in Table 3-13, Oscillator/PLL and Clock Generator Terminal Functions |
| Section 3.2.14 | Serial ATA Signals: |
| | Added Note |
| | Modified Table 3-17, Serial ATA Terminal Functions |
| | Added Table 3-18, Serial ATA [Pins J32, J33] Terminal Functions |
| Section 3.2.20 | Digital Video Output Signals: |
| | Added Note |
| | Modified Table 3-27, Video Output 0 Terminal Functions |
| | Added Table 3-28, Video Output 0 [Pins AR8, AL9] Terminal Functions |
| | Modified Table 3-29, Video Output 1 Terminal Functions |
| | Added Table 3-30, Video Output 1 [Pins AT9, AR5, AP9, AL5] Terminal Functions |
| Section 3.2.21 | Analog Video Output Signals: |
| | Modified Table 3-31, Analog Video Output Terminal Functions |
| Section 4.4.1 | PINCTRLx Register Descriptions: |
| | Modified pin names for PINCTRL21, PINCTRL23, PINCTRL28, PINCTRL29, PINCTRL38, PINCTRL39, PINCTRL299, and PINCTRL300 in Table 4-8, PINCTRLx Registers |
| Section 6.1 | Absolute Maximum Ratings (Unless Otherwise Noted): |
| | Added extended operating junction temperature |
| Section 6.2 | Recommended Operating Conditions: |
| | Added extended operating junction temperature |
| Section 7.3.2 | SERDES_CLKN/P Input Clock: |
| | Modified second parameter MAX value and added footnote in Table 7-10, SERDES_CLKN/P Routing Specifications |
| | Modified first parameter values in Table 7-11, SERDES_CLKN/P AC Coupling Capacitors Requirements |



TMS320C6A816x Revisions (continued)

| SEE | ADDITIONS/MODIFICATIONS/DELETIONS |
|-------------------|--|
| Section 7.3.3 | CLKIN32 Input Clock: |
| | Modified paragraph |
| Section 7.3.5 | SYSCLKs: |
| | Added Device Speed Range in Table 7-15, SYSCLK Frequencies |
| Section 7.3.6 | Module Clocks: |
| | added Device Speed Range in Table 7-16, Module Clock Frequencies |
| Section 7.4.2 | Cortex™-A8 Interrupts: |
| | Modified AINTC features list |
| Section 8.3 | DDR2/3 Memory Controller: |
| | Modified memory device capacity list item |
| Section 8.3.2.3.2 | 16-Bit DDR3 Interface: |
| | Modified Figure 8-13, 32-Bit, One-Bank DDR3 Interface Schematic Using Two 16-Bit DDR3 Devices and Figure 8-14, 32-Bit, One-Bank DDR3 Interface Schematic Using Four 8-Bit DDR3 Devices |
| Section 8.4.3.1 | JTAG ID (JTAGID) Register Description: |
| | Modified paragraph, VARIANT bits reset value in Figure 8-40, JTAG ID Register Description and VARIANT bits description in Table 8-29, JTAG ID Register Selection Bit Descriptions |
| Section 8.8 | General-Purpose Memory Controller (GPMC) and Error Locator Module (ELM): |
| | Added second paragraph |
| Section 8.9.1.1 | HDMI Interface Schematic: |
| | Modified Figure 8-66, HDMI Interface High-Level Schematic |
| Section 8.9.2 | HDMI Peripheral Register Descriptions: |
| | Modified Table 8-65, HDMI Core System Registers |
| Section 8.10 | High-Definition Video Processing Subsystem (HDVPSS): |
| | Modified HDVPSS features list |
| | Added Figure 8-67, SPARE_CTRL0 Register |
| | Added Table 8-70, SPARE_CTRL0 Register Field Descriptions |
| Section 8.18.1 | SPI Peripheral Register Descriptions: |
| | Modified Table 8-98, SPI Registers |
| Section 9.1.2 | Device and Development Support-Tool Nomenclature: |
| | Modified Figure 9-1, Device Nomenclature |

Submit Documentation Feedback



2 Device Overview

2.1 Device Comparison

There are variations in the availability of some functions of the TMS320C6A816x devices. A comparison of the devices, highlighting the differences, is shown in Table 2-1. For more detailed information on the significant device features, see Section 2.2, Device Characteristics.

Table 2-1. Device Comparison

| FEATURES | DEVICES | | |
|----------|--------------------------|---|--|
| FEATURES | TMS320C6A8168 TMS320C6A8 | | |
| SGX530 | Y | N | |



2.2 Device Characteristics

Table 2-2 provides an overview of the significant features of the TMS320C6A816x devices, including the capacity of on-chip RAM, peripherals, and the package type with pin count.

Table 2-2. Characteristics of the Processor

| HAI | RDWARE FEATURES | C6A8168/C6A8167 |
|--|---|---|
| | HD Video Processing Subsystem (HDVPSS) | 1 16-/24-bit HD Capture Channel or 2 8-bit SD Capture Channels and 1 16-bit HD Capture Channel or 2 8-bit SD Capture Channels and 1 16-/24-/32-bit HD Display Channel and 1 16-bit HD Display Channel and 3 HD and 4 SD Video DACs and 1 HDMI 1.3 Transmitter |
| | DDR2/3 Memory Controller | 2 (32-bit Bus Widths) |
| | GPMC and ELM | Asynchronous (8-/16-bit bus width) RAM, NOR, NAND |
| | EDMA | 64 Independent Channels 8 QDMA Channels |
| Peripherals | 10/100/1000 Ethernet MAC with Management Data Input/Output (MDIO) | 2 (with MII/GMII Interface) |
| Not all peripherals pins are available at the same time (for more detail, see Section 4, | USB 2.0 | 2 (Supports High- and Full-Speed as a Device and High-, Full-, and Low-Speed as a Host) |
| Device Configurations). | PCI Express 2.0 | 1 Port (2 5.0GT/s lanes) |
| | Timers | 7 (32-bit General purpose) and 1 (Watchdog) |
| | UART | 3 (with SIR, MIR, CIR support and RTS/CTS flow control) (UART0 Supports Modem Interface) |
| | SPI | 1 (Supports 4 slave devices) |
| | SD/SDIO | 1 (1-bit or 4-bit) |
| | I2C | 2 (Master/Slave) |
| | McASP | 3 (6/2/2 Serializers, Each with Transmit/Receive and DIT capability) |
| | McBSP | 1 (2 Data Pins, Transmit/Receive) |
| | Serial ATA (SATA) | Supports 2 Interfaces |
| | RTC | 1 |
| | GPIO | Up to 64 pins |
| On-Chip Memory | Organization | ARM 32KB I-cache 32KB D-cache 256KB L2 Cache 64KB RAM 48KB Boot ROM |
| | | DSP 32KB L1 Program (L1P)/Cache (up to 32KB) 32KB L1 Data (L1D)/Cache (up to 32KB) 256KB Unified Mapped RAM/Cache (L2) |
| | | MEDIA CONTROLLER 32KB Shared L1 Cache 256KB L2 RAM |
| | | ADDITIONAL SHARED MEMORY 512KB On-chip RAM |
| CPU ID + CPU Rev ID | Control Status Register (CSR.[31:16]) | 0x1003 |



Table 2-2. Characteristics of the Processor (continued)

| HARDWARE FEATURES | | C6A8168/C6A8167 |
|---|---|------------------------------------|
| C674x Megamodule Revision Revision ID Register (MM_REVID[15:0]) | | 0x0000 |
| JTAG BSDL_ID | JTAGID Register | 0x2B81 E02F |
| CDLL Fraguency | MHz | ARM Cortex-A8: Up to 1500 MHz |
| CPU Frequency | IVITZ | DSP: Up to 1500 MHz |
| Cuala Tima | | ARM Cortex-A8: 0.67 ns |
| Cycle Time | ns | DSP: 0.67 ns |
| Voltage | Core Logic (V) | 1.0 V with Required AVS Capability |
| | USB Logic (V) | 0.9 V |
| | RAM (V) | 1.0 V |
| | I/O (V) | 1.5 V, 1.8 V, 3.3 V |
| Package | 25 x 25 mm | 1031-Pin BGA (CYG) |
| Process Technology | μm | 0.04 μm |
| Product Status ⁽¹⁾ | Product Preview (PP), Advance Information (AI), or Production Data (PD) | PD |

⁽¹⁾ PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

2.3 ARM Subsystem

The ARM subsystem is designed to give the ARM Cortex-A8 master control of the device. In general, the ARM Cortex-A8 is responsible for configuration and control of the various subsystem, peripherals, and external memories.

The ARM subsystem includes the following features:

- ARM Cortex-A8 RISC processor:
 - ARMv7 ISA plus Thumb®-2, Jazelle-X, and media extensions
 - NEON floating-point unit
 - Enhanced memory management unit (MMU)
 - Little Endian
 - 32KB L1 instruction cache
 - 32KB L1 data cache
 - 256KB L2 cache
- Foresight embedded trace module (ETM)
- ARM Cortex-A8 interrupt controller (AINTC)
- 64KB internal RAM
- 48KB internal public ROM.






Figure 2-1. ARM Cortex-A8 Subsystem Block Diagram

2.3.1 ARM Cortex-A8 RISC Processor

The ARM Cortex-A8 subsystem integrates the ARM Cortex-A8 processor. The ARM Cortex-A8 processor is a member of ARM Cortex family of general-purpose processors. This processor is targeted at multitasking applications where full memory management, high performance, low die size, and low power are all important. The ARM Cortex-A8 processor supports the ARM debug architecture and includes logic to assist in both hardware and software debug. The ARM Cortex-A8 processor has a Harvard architecture and provides a complete high-performance subsystem, including:

- ARM Cortex-A8 integer core
- Superscalar ARMv7 instruction set
- Thumb-2 instruction set
- Jazelle RCT acceleration
- CP14 debug coprocessor
- CP15 system control coprocessor
- NEON 64-/128-bit hybrid SIMD engine for multimedia
- Enhanced memory management unit (MMU)
- · Separate level-1 instruction and data caches
- Integrated level-2 cache
- 128-bit interconnect to system memories and peripherals
- Embedded trace module (ETM).

2.3.2 Embedded Trace Module (ETM)

To support real-time trace, the ARM Cortex-A8 processor provides an interface to enable connection of an embedded trace module (ETM). The ETM consists of two parts:

- The Trace port provides real-time trace capability for the ARM Cortex-A8.
- Triggering facilities provide trigger resources, which include address and data comparators, counter, and sequencers.

The ARM Cortex-A8 trace port is connected to the system-level embedded trace buffer (ETB). The ETB has a 32KB buffer memory. ETB enabled debug tools are required to read/interpret the captured trace data.

For more details on the ETB, see Section 8.4.2.



2.3.3 ARM Cortex-A8 Interrupt Controller (AINTC)

The ARM Cortex-A8 subsystem contains an interrupt controller (AINTC) that prioritizes all service requests from the system peripherals and generates either IRQ or FIQ to the ARM Cortex-A8 processor. For more details on the AINTC, see Section 7.4.

2.3.4 System Interconnect

The ARM Cortex-A8 processor in connected through the arbiter to both an L3 interconnect port and a DMM port. The DMM port is 128-bits wide and provides the ARM Cortex-A8 direct access to the DDR memories, while the L3 interconnect port is 64-bits wide and provides access to the remaining device modules.



2.4 DSP Subsystem

The DSP Subsystem includes the following features:

- C674x DSP CPU
- 32KB L1 Program (L1P)/Cache (up to 32KB) with Error Detection Code (EDC)
- 32KB L1 Data (L1D)/Cache (up to 32KB)
- 256KB L2 Unified Mapped RAM/Cache with Error Correction Code (ECC)
- Little endian




Figure 2-2. C674x Megamodule Block Diagram



2.4.1 C674x DSP CPU Description

The C674x central processing unit (CPU) consists of eight functional units, two register files, and two data paths as shown in Figure 2-3. The two general-purpose register files (A and B) each contain 32 32-bit registers for a total of 64 registers. The general-purpose registers can be used for data or can be data address pointers. The data types supported include packed 8-bit data, packed 16-bit data, 32-bit data, 40-bit data, and 64-bit data. Values larger than 32 bits, such as 40-bit-long or 64-bit-long values are stored in register pairs, with the 32 LSBs of data placed in an even register and the remaining 8 or 32 MSBs in the next upper register (which is always an odd-numbered register).

The eight functional units (.M1, .L1, .D1, .S1, .M2, .L2, .D2, and .S2) are each capable of executing one instruction every clock cycle. The .M functional units perform all multiply operations. The .S and .L units perform a general set of arithmetic, logical, and branch functions. The .D units primarily load data from memory to the register file and store results from the register file into memory.

The C674x CPU combines the performance of the C64x+ core with the floating-point capabilities of the C67x+ core.

Each C674x .M unit can perform one of the following each clock cycle: one 32×32 bit multiply, one 16×32 bit multiply, two 16×16 bit multiplies, two 16×32 bit multiplies, two 16×16 bit multiplies with add/subtract capabilities, four 8×8 bit multiplies with add operations, and four 16×16 multiplies with add/subtract capabilities (including a complex multiply). There is also support for Galois field multiplication for 8-bit and 32-bit data. Many communications algorithms such as FFTs and modems require complex multiplication. The complex multiply (CMPY) instruction takes for 16-bit inputs and produces a 32-bit real and a 32-bit imaginary output. There are also complex multiplies with rounding capability that produces one 32-bit packed output that contain 16-bit real and 16-bit imaginary values. The 32×32 bit multiply instructions provide the extended precision necessary for high-precision algorithms on a variety of signed and unsigned 32-bit data types.

The .L or (Arithmetic Logic Unit) now incorporates the ability to do parallel add/subtract operations on a pair of common inputs. Versions of this instruction exist to work on 32-bit data or on pairs of 16-bit data performing dual 16-bit add and subtracts in parallel. There are also saturated forms of these instructions.

The C674x core enhances the .S unit in several ways. On the previous cores, dual 16-bit MIN2 and MAX2 comparisons were only available on the .L units. On the C674x core they are also available on the .S unit which increases the performance of algorithms that do searching and sorting. Finally, to increase data packing and unpacking throughput, the .S unit allows sustained high performance for the quad 8-bit/16-bit and dual 16-bit instructions. Unpack instructions prepare 8-bit data for parallel 16-bit operations. Pack instructions return parallel results to output precision including saturation support.

Other new features include:

- SPLOOP A small instruction buffer in the CPU that aids in creation of software pipelining loops where
 multiple iterations of a loop are executed in parallel. The SPLOOP buffer reduces the code size
 associated with software pipelining. Furthermore, loops in the SPLOOP buffer are fully interruptible.
- Compact Instructions The native instruction size for the C6000 devices is 32 bits. Many common instructions such as MPY, AND, OR, ADD, and SUB can be expressed as 16 bits if the C674x compiler can restrict the code to use certain registers in the register file. This compression is performed by the code generation tools.
- Instruction Set Enhancement As noted above, there are new instructions such as 32-bit multiplications, complex multiplications, packing, sorting, bit manipulation, and 32-bit Galois field multiplication.
- Exceptions Handling Intended to aid the programmer in isolating bugs. The C674x CPU is able to detect and respond to exceptions, both from internally detected sources (such as illegal op-codes) and from system events (such as a watchdog time expiration).
- Privilege Defines user and supervisor modes of operation, allowing the operating system to give a
 basic level of protection to sensitive resources. Local memory is divided into multiple pages, each with
 read, write, and execute permissions.




• **Time-Stamp Counter** - Primarily targeted for Real-Time Operating System (RTOS) robustness, a free-running time-stamp counter is implemented in the CPU which is **not** sensitive to system stalls.

For more details on the C674x CPU and its enhancements over the C64x architecture, see the following documents:

- TMS320C674x DSP CPU and Instruction Set User's Guide (literature number SPRUFE8)
- TMS320C674x DSP Megamodule Reference Guide (literature number SPRUFK5)





- A. .M unit, dst2 is 32 MSB.
- B On .M unit, dst1 is 32 LSB.
- C. On C64x CPU .M unit, src2 is 32 bits; on C64x+ CPU .M unit, src2 is 64 bits.
- D. On .L and .S units, odd dst connects to odd register files and even dst connects to even register files

Figure 2-3. TMS320C674x CPU (DSP Core) Data Paths



2.4.2 DSP/EDMA Memory Management Unit (DEMMU)

All C674x DSP accesses through the MDMA port are directed through the DSP/EDMA memory management unit (DEMMU) module where they are remapped to physical system addresses. This protects the ARM Cortex-A8 memory regions from accidental corruption by C674x code and allows for direct allocation of buffers in user space without the need for translation between ARM and DSP applications.

In addition, accesses by the EDMA TC0 may optionally be routed through the DEMMU. This allows EDMA Channel 0 to be used by the DSP to perform transfers using only the known virtual addresses of the associated buffers. The MMU_CFG register in the Control Module is used to enable/disable use of the DSP/EDMA MMU by the EDMA TC.

For details on the DEMMU features and registers, see the System MMU chapter of the *TMS320C6A816x C6000 DSP+ARM Processors Technical Reference Manual* (literature number SPRUGX9).

2.4.2.1 DEMMU Registers

Table 2-3 lists the DEMMU registers.

Table 2-3. DEMMU Registers Summary

| HEX ADDRESS | ACRONYM | REGISTER NAME | |
|--------------|------------------|--------------------------------|--|
| 0x4801 0000h | MMU_REVISION | Revision | |
| 0x4801 0010h | MMU_SYSCONFIG | Configuration | |
| 0x4801 0014h | MMU_SYSSTATUS | Status | |
| 0x4801 0018h | MMU_IRQSTATUS | IRQ Status | |
| 0x4801 001Ch | MMU_IRQENABLE | IRQ Enable | |
| 0x4801 0040h | MMU_WALKING_ST | Table Walking Logic | |
| 0x4801 0044h | MMU_CNTL | Control | |
| 0x4801 0048h | MMU_FAULT_AD | Fault Address | |
| 0x4801 004Ch | MMU_TTB | Translation Table Base Address | |
| 0x4801 0050h | MMU_LOCK | Lock | |
| 0x4801 0054h | MMU_LD_TLB | Load | |
| 0x4801 0058h | MMU_CAM | CAM | |
| 0x4801 005Ch | MMU_RAM | RAM | |
| 0x4801 0060h | MMU_GFLUSH | Global Flush | |
| 0x4801 0064h | MMU_FLUSH_ENTRY | Flush Entry | |
| 0x4801 0068h | MMU_READ_CAM | Read CAM | |
| 0x4801 006Ch | MMU_READ_RAM | Read RAM | |
| 0x4801 0070h | MMU_EMU_FAULT_AD | EMU Fault Address | |
| 0x4801 0080h | MMU_FAULT_PC | Fault Program Counter | |



2.5 Media Controller

The Media Controller has the responsibility of managing the HDVPSS module.

2.6 Inter-Processor Communication

This device is a multi-core device that requires software to efficiently manage and communicate between the cores. The following are the main features that need to be implemented by such software:

- 1. Device management of the slave processors from the host processor.
- 2. Inter-processor communication between the cores for transfer and exchange of information between them.

On this device, the host processor is usually the ARM Cortex-A8. This processor is responsible for bootloading the slave processors (C674x). Bootloading includes power management of the slaves (power-up/down and other power management), reset control (reset/release of the slave processor) and setting the entry point of the slave executable into the appropriate register. This device has a power-on reset (POR) and warm reset. For the POR reset, the ARM Cortex-A8 is taken out of reset and it boots from its boot ROM. Once booted, the ARM Cortex-A8 bootloads the C674x processor.

For implementing efficient inter-processor communication between the multiple cores on the device, the following hardware features are provided:

- Mailbox interrupts
- · Hardware spinlocks

Mailboxes provide a mechanism for one processor to write a value to a register and send an interrupt to another processor. Spinlocks facilitate access to shared resources in the system.

2.6.1 Mailbox Module

The device Mailbox module facilitates communication between the ARM Cortex-A8, C674x DSP, and the Media Controller. It consists of twelve mailboxes, each supporting communication between two of the above processors. The sender sends information to the receiver by writing a message to the mailbox registers. Interrupt signaling is used to notify the receiver that a message has been queued or to notify the sender about an overflow situation.

The Mailbox module supports the following features (see Figure 2-4):

- 12 mailboxes
- · Four-message FIFO depth for each message queue
- 32-bit message width
- Message reception and gueue-not-full notification using interrupts
- Four interrupts (one to ARM Cortex-A8, one to C674x, two to Media Controller).






Figure 2-4. Mailbox Module Block Diagram

2.6.1.1 Mailbox Registers

Table 2-4 lists the Mailboxes available on this device. The register set below is applicable to these mailboxes. Table 2-5 lists the Mailbox registers.

Table 2-4. Mailboxes

| MAILBOX TYPE | USER NUMBER (u) | MAILBOX NUMBER (m) | MESSAGES PER MAILBOX |
|----------------|-----------------|--------------------|----------------------|
| System Mailbox | 0 to 3 | 0 to 11 | 4 |

Table 2-5. Mailbox Registers Summary (1)

| HEX ADDRESS | ACRONYM | REGISTER NAME | |
|--------------------------|-------------------------|------------------------------|--|
| 0x480C 8000 | MAILBOX_REVISION | Mailbox Revision | |
| 0x480C 8010 | MAILBOX_SYSCONFIG | Mailbox System Configuration | |
| 0x480C 8040 + (0x4 * m) | MAILBOX_MESSAGE_m | Mailbox Message | |
| 0x480C 8080 + (0x4 * m) | MAILBOX_FIFOSTATUS_m | Mailbox FIFO Status | |
| 0x480C 80C0 + (0x4 * m) | MAILBOX_MSGSTATUS_m | Mailbox Message Status | |
| 0x480C 8100 + (0x10 * u) | MAILBOX_IRQSTATUS_RAW_u | Mailbox IRQ RAW Status | |
| 0x480C 8104 + (0x10 * u) | MAILBOX_IRQSTATUS_CLR_u | Mailbox IRQ Clear Status | |
| 0x480C 8108 + (0x10 * u) | MAILBOX_IRQENABLE_SET_u | Mailbox IRQ Enable Set | |
| 0x480C 810C + (0x10 * u) | MAILBOX_IRQENABLE_CLR_u | u Mailbox IRQ Enable Clear | |
| 0x480C 8140 | - | Reserved | |

⁽¹⁾ For the range of m and u, see Table 2-4.

2.6.2 Spinlock Module

The Spinlock module provides hardware assistance for synchronizing the processes running on multiple processors in the device:

- ARM Cortex-A8 processor
- C674x DSP
- Media Controller processors.



The Spinlock module implements 64 spinlocks (or hardware semaphores) that provide an efficient way to perform a lock operation of a device resource using a single read-access, avoiding the need for a read-modify-write bus transfer of which the programmable cores are not capable.

2.6.2.1 Spinlock Registers

Table 2-6. Spinlock Registers Summary⁽¹⁾

| HEX ADDRESS | ACRONYM | REGISTER NAME |
|-----------------------|---------------------|----------------------|
| 0x480C A000 | SPINLOCK_REV | Revision |
| 0x480C A010h | SPINLOCK_SYSCFG | System Configuration |
| 0x480C A014h | SPINLOCK_SYSSTAT | System Status |
| 0x480C A800 + (0x4*i) | SPINLOCK_LOCK_REG_i | Lock |

⁽¹⁾ i = 0 to 63

2.7 Power, Reset and Clock Management (PRCM) Module

The PRCM module is the centralized management module for the power, reset, and clock control signals of the device. It interfaces with all the components on the device for power, clock, and reset management through power-control signals. It integrates enhanced features to allow the device to adapt energy consumption dynamically, according to changing application and performance requirements. The innovative hardware architecture allows a substantial reduction in leakage current.

The PRCM module is composed of two main entities:

- Power reset manager (PRM): Handles the power, reset, wake-up management, and system clock source control (oscillator)
- Clock manager (CM): Handles the clock generation, distribution, and management.

Table 2-7 lists the physical addresses of the PRM and CM modules. Table 2-8 through Table 2-19 provide register mapping summaries of the PRM and CM registers.

For more details on the PRCM, see Section 7 of this data sheet, *Power, Reset, Clocking and Interrupts*, and the PRCM chapter of the *TMS320C6A816x C6000 DSP+ARM Processors Technical Reference Manual* (literature number SPRUGX9).

Table 2-7. PRCM Register Address Summary

| ADDRESS OFFSET | MODULE NAME | SIZE | SEE |
|----------------|-------------|-----------|------------|
| 0x0000 | PRM_DEVICE | 256 Bytes | Table 2-8 |
| 0x0100 | CM_DEVICE | 256 Bytes | Table 2-9 |
| 0x0300 | CM_DPLL | 256 Bytes | Table 2-11 |
| 0x0400 | CM_ACTIVE | 256 Bytes | Table 2-12 |
| 0x0500 | CM_DEFAULT | 256 Bytes | Table 2-13 |
| 0x0900 | CM_SGX | 256 Bytes | Table 2-14 |
| 0x0A00 | PRM_ACTIVE | 256 Bytes | Table 2-15 |
| 0x0B00 | PRM_DEFAULT | 256 Bytes | Table 2-16 |
| 0x0F00 | PRM_SGX | 256 Bytes | Table 2-17 |
| 0x1400 | CM_ALWON | 1 KBytes | Table 2-18 |
| 0x1800 | PRM_ALWON | 1 KBytes | Table 2-19 |

Table 2-8. PRM_DEVICE Register Summary

| HEX ADDRESS | ACRONYM | REGISTER NAME |
|-------------|-------------|---|
| 0x4818 00A0 | PRM_RSTCTRL | Global software cold and warm reset control |
| 0x4818 00A4 | PRM_RSTTIME | Reset duration control |
| 0x4818 00A8 | PRM_RSTST | Global reset sources log |



Table 2-9. CM_DEVICE Register Summary

| HEX ADDRESS | ACRONYM | REGISTER NAME |
|-------------|----------------|-----------------------------|
| 0x4818 0100 | CM_CLKOUT_CTRL | SYS_CCCLKOUT output control |

Table 2-10. OCP_SOCKET_PRM Register Summary

| HEX ADDRESS | ACRONYM | REGISTER NAME |
|-------------|--------------|-----------------------|
| 0x4818 0200 | REVISION_PRM | PRCM IP revision code |

Table 2-11. CM_DPLL Register Summary

| HEX ADDRESS | ACRONYM | REGISTER NAME |
|-------------|---------------------------|---|
| 0x4818 0300 | CM_SYSCLK1_CLKSEL | SYSCLK1 clock divider value select |
| 0x4818 0304 | CM_SYSCLK2_CLKSEL | SYSCLK2 clock divider value select |
| 0x4818 0308 | CM_SYSCLK3_CLKSEL | SYSCLK3 clock divider value select |
| 0x4818 030C | CM_SYSCLK4_CLKSEL | SYSCLK4 clock divider value select |
| 0x4818 0310 | CM_SYSCLK5_CLKSEL | SYSCLK5 clock divider value select |
| 0x4818 0314 | CM_SYSCLK6_CLKSEL | SYSCLK6 clock divider value select |
| 0x4818 0318 | CM_SYSCLK7_CLKSEL | SYSCLK7 clock divider value select |
| 0x4818 0324 | CM_SYSCLK10_CLKSEL | SYSCLK10 clock divider value select |
| 0x4818 032C | CM_SYSCLK11_CLKSEL | SYSCLK11 clock divider value select |
| 0x4818 0334 | CM_SYSCLK13_CLKSEL | SYSCLK13 clock divider value select |
| 0x4818 0338 | CM_SYSCLK15_CLKSEL | SYSCLK15 clock divider value select |
| 0x4818 0340 | CM_VPB3_CLKSEL | Video PLL B3 clock divider value select |
| 0x4818 0344 | CM_VPC1_CLKSEL | Video PLL C1 clock divider value select |
| 0x4818 0348 | CM_VPD1_CLKSEL | Video PLL D1 clock divider value select |
| 0x4818 034C | CM_SYSCLK19_CLKSEL | SYSCLK19 clock divider value select |
| 0x4818 0350 | CM_SYSCLK20_CLKSEL | SYSCLK20 clock divider value select |
| 0x4818 0354 | CM_SYSCLK21_CLKSEL | SYSCLK21 clock divider value select |
| 0x4818 0358 | CM_SYSCLK22_CLKSEL | SYSCLK22 clock divider value select |
| 0x4818 035C | CM_APA_CLKSEL | Audio PLL A clock divider value select |
| 0x4818 0370 | CM_SYSCLK14_CLKSEL | SYSCLK14 clock mux select line |
| 0x4818 0374 | CM_SYSCLK16_CLKSEL | SYSCLK16 clock mux select line |
| 0x4818 0378 | CM_SYSCLK18_CLKSEL | SYSCLK18 clock mux select line |
| 0x4818 037C | CM_AUDIOCLK_MCASP0_CLKSEL | McASP0 audio clock mux select line |
| 0x4818 0380 | CM_AUDIOCLK_MCASP1_CLKSEL | McASP1 audio clock mux select line |
| 0x4818 0384 | CM_AUDIOCLK_MCASP2_CLKSEL | McASP2 audio clock mux select line |
| 0x4818 0388 | CM_AUDIOCLK_MCBSP_CLKSEL | McBSP audio clock mux select line |
| 0x4818 0390 | CM_TIMER1_CLKSEL | Timer1 clock mux select line |
| 0x4818 0394 | CM_TIMER2_CLKSEL | Timer2 clock mux select line |
| 0x4818 0398 | CM_TIMER3_CLKSEL | Timer3 clock mux select line |
| 0x4818 039C | CM_TIMER4_CLKSEL | Timer4 clock mux select line |
| 0x4818 03A0 | CM_TIMER5_CLKSEL | Timer5 clock mux select line |
| 0x4818 03A4 | CM_TIMER6_CLKSEL | Timer6 clock mux select line |
| 0x4818 03A8 | CM_TIMER7_CLKSEL | Timer7 clock mux select line |
| 0x4818 03B0 | CM_SYSCLK23_CLKSEL | SYSCLK23 clock divider value select |
| 0x4818 03B4 | CM_SYSCLK24_CLKSEL | SYSCLK24 clock divider value select |



Table 2-12. CM_ACTIVE Register Summary

| HEX ADDRESS | ACRONYM | REGISTER NAME |
|-------------|-------------------------|--|
| 0x4818 0400 | CM_GEM_CLKSTCTRL | DSP clock domain power state transition |
| 0x4818 0404 | CM_HDDSS_CLKSTCTRL | HDVPSS clock domain power state transition |
| 0x4818 0408 | CM_HDMI_CLKSTCTRL | HDMI clock domain power state transition |
| 0x4818 0420 | CM_ACTIVE_GEM_CLKCTRL | DSP clock management control |
| 0x4818 0424 | CM_ACTIVE_HDDSS_CLKCTRL | HDVPSS clock management control |
| 0x4818 0428 | CM_ACTIVE_HDMI_CLKCTRL | HDMI clock management control |

Table 2-13. CM_DEFAULT Register Summary

| HEX ADDRESS | ACRONYM | REGISTER NAME |
|-------------|------------------------------|---|
| 0x4818 0504 | CM_DEFAULT_L3_MED_CLKSTCTRL | L3 clock domain power state transition |
| 0x4818 0508 | CM_DEFAULT_L3_FAST_CLKSTCTRL | L3 clock domain power state transition |
| 0x4818 0510 | CM_DEFAULT_PCI_CLKSTCTRL | PCI clock domain power state transition |
| 0x4818 0514 | CM_DEFAULT_L3_SLOW_CLKSTCTRL | L3 clock domain power state transition |
| 0x4818 0520 | CM_DEFAULT_EMIF_0_CLKCTRL | EMIF0 clock management control |
| 0x4818 0524 | CM_DEFAULT_EMIF_1_CLKCTRL | EMIF1 clock management control |
| 0x4818 0528 | CM_DEFAULT_DMM_CLKCTRL | DMM clock management control |
| 0x4818 052C | CM_DEFAULT_FW_CLKCTRL | EMIF FW clock management control |
| 0x4818 0558 | CM_DEFAULT_USB_CLKCTRL | USB clock management control |
| 0x4818 0560 | CM_DEFAULT_SATA_CLKCTRL | SATA clock management control |
| 0x4818 0578 | CM_DEFAULT_PCI_CLKCTRL | PCI clock management control |

Table 2-14. CM_SGX Register Summary

| HEX ADDRESS | ACRONYM | REGISTER NAME |
|-------------|--------------------|--|
| 0x4818 0900 | CM_SGX_CLKSTCTRL | SGX530 clock domain power state transition |
| 0x4818 0920 | CM_SGX_SGX_CLKCTRL | SGX530 clock management control |

Table 2-15. PRM_ACTIVE Register Summary

| HEX ADDRESS | ACRONYM | REGISTER NAME |
|-------------|---------------------|-------------------------------------|
| 0x4818 0A00 | PM_ACTIVE_PWRSTCTRL | Active power state control |
| 0x4818 0A04 | PM_ACTIVE_PWRSTST | Active power domain state status |
| 0x4818 0A10 | RM_ACTIVE_RSTCTRL | Active domain reset control release |
| 0x4818 0A14 | RM_ACTIVE_RSTST | Active domain reset source log |

Table 2-16. PRM_DEFAULT Register Summary

| HEX ADDRESS | ACRONYM | REGISTER NAME |
|-------------|----------------------|---|
| 0x4818 0B00 | PM_DEFAULT_PWRSTCTRL | Default power state |
| 0x4818 0B04 | PM_DEFAULT_PWRSTST | Default power domain state 0 status |
| 0x4818 0B10 | RM_DEFAULT_RSTCTRL | Default subsystem reset control release |
| 0x4818 0B14 | RM_DEFAULT_RSTST | Default domain reset source log |

Table 2-17. PRM_SGX Register Summary

| HEX ADDRESS | ACRONYM | REGISTER NAME |
|-------------|------------------|-------------------------------------|
| 0x4818 0F00 | PM_SGX_PWRSTCTRL | SGX530 power state control |
| 0x4818 0F04 | RM_SGX_RSTCTRL | SGX530 domain reset control release |
| 0x4818 0F10 | PM_SGX_PWRSTST | SGX530 power domain state status |
| 0x4818 0F14 | RM_SGX_RSTST | SGX530 domain reset source log |

Device Overview

Copyright © 2010–2012, Texas Instruments Incorporated



Table 2-18. CM_ALWON Register Summary

| HEX ADDRESS | ACRONYM | REGISTER NAME |
|----------------------------|---|--|
| | CM_ALWON_L3_SLOW_CLKSTCTRL | |
| 0x4818 1400 0x4818 1404 | | L3 clock domain power state transition |
| | CM_ETHERNET_CLKSTCTRL | EMAC clock domain power state transition L3 clock domain power state transition |
| 0x4818 1408 | CM_ALWON_L3_MED_CLKSTCTRL CM_MMU_CLKSTCTRL | |
| 0x4818 140C | | MMU clock domain power state transition |
| 0x4818 1410 | CM_MMUCFG_CLKSTCTRL | MMU CFG clock domain power state transition |
| 0x4818 1414 | CM_ALWON_OCMC_0_CLKSTCTRL | OCMC 0 clock domain power state transition |
| 0x4818 1418 | CM_ALWON_OCMC_1_CLKSTCTRL | OCMC 1 clock domain power state transition |
| 0x4818 141C | CM_ALWON_MPU_CLKSTCTRL | Processor clock domain power state transition |
| 0x4818 1420 | CM_ALWON_SYSCLK4_CLKSTCTRL | SYSCLK4 clock domain power state transition |
| 0x4818 1424 | CM_ALWON_SYSCLK5_CLKSTCTRL | SYSCLK5 clock domain power state transition |
| 0x4818 1428 | CM_ALWON_SYSCLK6_CLKSTCTRL | SYSCLK6 clock domain power state transition |
| 0x4818 142C | CM_ALWON_RTC_CLKSTCTRL | RTC clock domain power state transition |
| 0x4818 1430 | CM_ALWON_L3_FAST_CLKSTCTRL | L3 clock domain power state transition |
| 0x4818 1540 | CM_ALWON_MCASP0_CLKCTRL | McASP 0 clock management control |
| 0x4818 1544 | CM_ALWON_MCASP1_CLKCTRL | McASP 1 clock management control |
| 0x4818 1548 | CM_ALWON_MCASP2_CLKCTRL | McASP 2 clock management control |
| 0x4818 154C | CM_ALWON_MCBSP_CLKCTRL | McBSP clock management control |
| 0x4818 1550 | CM_ALWON_UART_0_CLKCTRL | UART 0 clock management control |
| 0x4818 1554 | CM_ALWON_UART_1_CLKCTRL | UART 1 clock management control |
| 0x4818 1558 | CM_ALWON_UART_2_CLKCTRL | UART 2 clock management control |
| 0x4818 155C | CM_ALWON_GPIO_0_CLKCTRL | GPIO 0 clock management control |
| 0x4818 1560 | CM_ALWON_GPIO_1_CLKCTRL | GPIO 1 clock management control |
| 0x4818 1564 | CM_ALWON_I2C_0_CLKCTRL | I2C 0 clock management control |
| 0x4818 1568 | CM_ALWON_I2C_1_CLKCTRL | I2C 1 clock management control |
| 0x4818 1570 | CM_ALWON_TIMER_1_CLKCTRL | Timer1 clock management control |
| 0x4818 1574 | CM_ALWON_TIMER_2_CLKCTRL | Timer2 clock management control |
| 0x4818 1578 | CM_ALWON_TIMER_3_CLKCTRL | Timer3 clock management control |
| 0x4818 157C | CM_ALWON_TIMER_4_CLKCTRL | Timer4 clock management control |
| 0x4818 1580 | CM_ALWON_TIMER_5_CLKCTRL | Timer5 clock management control |
| 0x4818 1584 | CM_ALWON_TIMER_6_CLKCTRL | Timer6 clock management control |
| 0x4818 1588 | CM_ALWON_TIMER_7_CLKCTRL | Timer7 clock management control |
| 0x4818 158C | CM_ALWON_WDTIMER_CLKCTRL | WDTIMER clock management control |
| 0x4818 1590 | CM_ALWON_SPI_CLKCTRL | SPI clock management control |
| 0x4818 1594 | CM_ALWON_MAILBOX_CLKCTRL | MAILBOX clock management control |
| 0x4818 1598 | CM_ALWON_SPINBOX_CLKCTRL | SPINBOX clock management control |
| 0x4818 159C | CM_ALWON_MMUDATA_CLKCTRL | MMU DATA clock management control |
| 0x4818 15A8 | CM_ALWON_MMUCFG_CLKCTRL | MMU CFG clock management control |
| 0x4818 15B0 | CM_ALWON_SDIO_CLKCTRL | SDIO clock management control |
| 0x4818 15B4 | CM_ALWON_OCMC_0_CLKCTRL | OCMC 0 clock management control |
| 0x4818 15B8 | CM_ALWON_OCMC_1_CLKCTRL | OCMC 1 clock management control |
| 0x4818 15C4 | CM_ALWON_CONTROL_CLKCTRL | Control clock management control |
| 0x4818 15D0 | CM_ALWON_GPMC_CLKCTRL | GPMC clock management control |
| 0x4818 15D4 | CM_ALWON_ETHERNET_0_CLKCTRL | Ethernet 0 clock management control |
| 0x4818 15D8 | CM_ALWON_ETHERNET_1_CLKCTRL | Ethernet 1 clock management control |
| 0x4818 15DC | CM_ALWON_MPU_CLKCTRL | Processor clock management control |
| 0x4818 15E0 | CM_ALWON_DEBUGSS_CLKCTRL | Debug clock management control |
| 0x4818 15E4 | CM_ALWON_L3_CLKCTRL | L3 clock management control |
| 0A4010 13E4 | OWI_ALVVOIN_LO_OLING I NL | LO GIOGN MANAGEMENT COMMO |



Table 2-18. CM_ALWON Register Summary (continued)

| HEX ADDRESS | ACRONYM | REGISTER NAME |
|-------------|-----------------------------|--|
| 0x4818 15E8 | CM_ALWON_L4HS_CLKCTRL | L4 high-speed clock management control |
| 0x4818 15EC | CM_ALWON_L4LS_CLKCTRL | L4 standard-speed clock management control |
| 0x4818 15F0 | CM_ALWON_RTC_CLKCTRL | RTC clock management control |
| 0x4818 15F4 | CM_ALWON_TPCC_CLKCTRL | TPCC clock management control |
| 0x4818 15F8 | CM_ALWON_TPTC0_CLKCTRL | TPTC0 clock management control |
| 0x4818 15FC | CM_ALWON_TPTC1_CLKCTRL | TPTC1 clock management control |
| 0x4818 1600 | CM_ALWON_TPTC2_CLKCTRL | TPTC2 clock management control |
| 0x4818 1604 | CM_ALWON_TPTC3_CLKCTRL | TPTC3 clock management control |
| 0x4818 1608 | CM_ALWON_SR_0_CLKCTRL | SmartReflex 0 clock management control |
| 0x4818 160C | CM_ALWON_SR_1_CLKCTRL | SmartReflex 1 clock management control |
| 0x4818 1628 | CM_ALWON_CUST_EFUSE_CLKCTRL | Customer e-Fuse clock management control |

Table 2-19. PRM_ALWON Register Summary

| HEX ADDRESS | ACRONYM | REGISTER NAME |
|-------------|------------------|---------------------------------|
| 0x4818 1810 | RM_ALWON_RSTCTRL | ALWAYS ON domain resets control |
| 0x4818 1814 | RM_ALWON_RSTST | ALWAYS ON reset sources |



2.8 SGX530 (C6A8168 only)

The SGX530 is a vector/3D graphics accelerator for vector and 3-dimensional (3D) graphics applications. The SGX530 graphics accelerator efficiently processes a number of various multimedia data types concurrently:

- Pixel data
- Vertex data
- Video data.

This is achieved using a multi-threaded architecture using two levels of scheduling and data partitioning enabling zero overhead task switching.

The SGX530 has the following major features:

- Vector graphics and 3D graphics.
- · Tile-based architecture.
- Universal Scalable Shader Engine (USSE™) multi-threaded engine incorporating pixel and vertex shader functionality.
- Advanced shader feature set in excess of Microsoft[®] VS3.0, PS3.0, and OpenGL 2.0.
- Industry standard API support OpenGL ES 1.1 and 2.0, OpenVG v1.1.
- Fine-grained task switching, load balancing, and power management.
- · Advanced geometry direct memory access (DMA) driven operation for minimum CPU interaction.
- Programmable high-quality image anti-aliasing.
- POWERVR™ SGX core MMU for address translation from the core virtual address to the external physical address (up to 4GB address range).
- · Fully-virtualized memory addressing for OS operation in a unified memory architecture.
- Advanced and standard 2D operations [e.g., vector graphics, block level transfers (BLTs), raster operations (ROPs)].

Submit Documentation Feedback



2.9 Memory Map Summary

The device has multiple on-chip memories associated with its processors and various subsystems. To help simplify software development a unified memory map is used where possible to maintain a consistent view of device resources across all bus masters.

The device system memory mapping is broken into four 1-GB quadrants for target address spaces allocation. The four quadrants are labeled Q0, Q1, Q2 and Q3 for a total of 4-GB 32-bit address space. (HDVPSS includes a thirty-third address bit for an additional 4GB of address range; this is for virtual addressing and not physical memory addressing.) Inside each quadrant, system targets are mapped on 4-MB boundary (except EDMA targets which are decreased to 1-MB regions).

2.9.1 L3 Memory Map

The L3 high-performance interconnect is based on a Network-on-Chip (NoC) interconnect infrastructure. The NoC uses an internal packet-based protocol for forward (read command, write command with data payload) and backward (read response with data payload, write response) transactions. All exposed interfaces of this NoC interconnect, both for targets and initiators, comply with the OCPIP2.2 reference standard.

Table 2-20 shows the general device level-3 (L3) memory map. The table represents the physical addresses used by the L3 infrastructure. Some processors within the device (such as Cortex™-A8 ARM, C674x DSP) may re-map these targets to different virtual addresses through an internal or external MMU. Processors without MMUs and other bus masters use these physical addresses to access L3 regions. Note that not all masters have access to all L3 regions, but only those with defined connectivity, as shown in Table 5-1. For a list of the specific peripherals attached to each of the Level-4 (L4) peripheral ports see Section 5.2. The L3 interconnect returns an address-hole error if any initiator attempts to access a target to which it has no connection.

Table 2-20. L3 Memory Map

| QUAD | BLOCK NAME | START ADDRESS (HEX) | END ADDRESS (HEX) | SIZE | DESCRIPTION |
|------|-------------|------------------------|----------------------|--------|----------------------------|
| Q0 | GPMC | 0x0100 0000 | 0x1FFF FFFF | 496MB | GPMC(1) |
| Q0 | PCIe Gen2 | 0x2000 0000 | 0x2FFF FFFF | 256MB | PCIe Gen2 Targets |
| Q0 | Reserved | 0x3000 0000 | 0x3FFF FFFF | 256MB | Reserved |
| Q1 | Reserved | 0x4000 0000 | 0x402F FFFF | 3MB | Reserved |
| Q1 | L3 OCMC0 | 0x4030 0000 | 0x4033 FFFF | 256KB | OCMC SRAM |
| Q1 | Reserved | 0x4034 0000 | 0x403F FFFF | 768KB | Reserved (OCMC RAM0) |
| Q1 | L3 OCMC1 | 0x4040 0000 | 0x4043 FFFF | 256KB | OCMC SRAM |
| Q1 | Reserved | 0x4044 0000 | 0x404F FFFF | 768KB | Reserved (OCMC RAM1) |
| Q1 | Reserved | 0x4050 0000 | 0x407F FFFF | 3MB | Reserved |
| Q1 | C674x | 0x4080 0000 | 0x4083 FFFF | 256KB | C674x UMAP0 (L2 RAM) |
| Q1 | Reserved | 0x4084 0000 | 0x40DF FFFF | 5888KB | Reserved |
| Q1 | C674x | 0x40E0 0000 | 0x40E0 7FFF | 32KB | C674x L1P Cache/RAM |
| Q1 | Reserved | 0x40E0 8000 | 0x40EF FFFF | 992KB | Reserved |
| Q1 | C674x | 0x40F0 0000 | 0x40F0 7FFF | 32KB | C674x L1D Cache/RAM |
| Q1 | Reserved | 0x40F0 8000 | 0x40FF FFFF | 992KB | Reserved |
| Q1 | Reserved | 0x4100 0000 | 0x41FF FFFF | 16MB | Reserved |
| Q1 | Reserved | 0x4200 0000 | 0x43FF FFFF | 32MB | Reserved |
| Q1 | L3 CFG Regs | 0x4400 0000 | 0x44BF FFFF | 12MB | L3 configuration registers |
| Q1 | Reserved | 0x44C0 0000 | 0x45FF FFFF | 20MB | Reserved |



Table 2-20. L3 Memory Map (continued)

| QUAD | BLOCK NAME | START ADDRESS (HEX) | END ADDRESS (HEX) | SIZE | DESCRIPTION |
|------|-------------------------------------|------------------------|----------------------|-------|---|
| Q1 | McASP0 | 0x4600 0000 | 0x463F FFFF | 4MB | McASP0 |
| Q1 | McASP1 | 0x4640 0000 | 0x467F FFFF | 4MB | McASP1 |
| Q1 | McASP2 | 0x4680 0000 | 0x46BF FFFF | 4MB | McASP2 |
| Q1 | HDMI 1.3 Tx | 0x46C0 0000 | 0x46FF FFFF | 4MB | HDMI 1.3 Tx |
| Q1 | McBSP | 0x4700 0000 | 0x473F FFFF | 4MB | McBSP |
| Q1 | USB2.0 | 0x4740 0000 | 0x477F FFFF | 4MB | USB2.0 Registers / CPPI |
| Q1 | Reserved | 0x4780 0000 | 0x47BF FFFF | 4MB | Reserved |
| Q1 | Reserved | 0x47C0 0000 | 0x47FF FFFF | 4MB | Reserved |
| Q1 | L4 Standard domain | 0x4800 0000 | 0x48FF FFFF | 16MB | Standard Peripheral domain (see Table 2-21) |
| Q1 | EDMA TPCC | 0x4900 0000 | 0x490F FFFF | 1MB | EDMA TPCC Registers |
| Q1 | Reserved | 0x4910 0000 | 0x497F FFFF | 7MB | Reserved |
| Q1 | EDMA TPTC0 | 0x4980 0000 | 0x498F FFFF | 1MB | EDMA TPTC0 Registers |
| Q1 | EDMA TPTC1 | 0x4990 0000 | 0x499F FFFF | 1MB | EDMA TPTC1 Registers |
| Q1 | EDMA TPTC2 | 0x49A0 0000 | 0x49AF FFFF | 1MB | EDMA TPTC2 Registers |
| Q1 | EDMA TPTC3 | 0x49B0 0000 | 0x49BF FFFF | 1MB | EDMA TPTC3 Registers |
| Q1 | Reserved | 0x49C0 0000 | 0x49FF FFFF | 4MB | Reserved |
| Q1 | L4 High-Speed Domain | 0x4A00 0000 | 0x4AFF FFFF | 16MB | High-Speed Peripheral domain (see Table 2-22) |
| Q1 | Instrumentation | 0x4B00 0000 | 0x4BFF FFFF | 16MB | EMU Subsystem region |
| Q1 | DDR EMIF0 registers ⁽²⁾ | 0x4C00 0000 | 0x4CFF FFFF | 16MB | Configuration registers |
| Q1 | DDR EMIF1 registers ⁽²⁾ | 0x4D00 0000 | 0x4DFF FFFF | 16MB | Configuration registers |
| Q1 | DDR DMM Registers ⁽²⁾ | 0x4E00 0000 | 0x4FFF FFFF | 32MB | Configuration registers |
| Q1 | GPMC Registers | 0x5000 0000 | 0x50FF FFFF | 16MB | Configuration registers |
| Q1 | PCIe Gen2 Registers | 0x5100 0000 | 0x51FF FFFF | 16MB | Configuration registers |
| Q1 | Reserved | 0x5200 0000 | 0x54FF FFFF | 48MB | Reserved |
| Q1 | Reserved | 0x5500 0000 | 0x55FF FFFF | 16MB | Reserved |
| Q1 | SGX530 (C6A8168 only) | 0x5600 0000 | 0x56FF FFFF | 16MB | SGX530 Slave Port |
| Q1 | Reserved (C6A8167 only) | 0x5600 0000 | 0x56FF FFFF | 16MB | Reserved |
| Q1 | Reserved | 0x5700 0000 | 0x57FF FFFF | 16MB | Reserved |
| Q1 | Reserved | 0x5800 0000 | 0x5BFF FFFF | 64MB | Reserved |
| Q1 | Reserved | 0x5C00 0000 | 0x5DFF FFFF | 32MB | Reserved |
| Q1 | Reserved | 0x5E00 0000 | 0x5FFF FFFF | 32MB | Reserved |
| Q1 | Tiler | 0x6000 0000 | 0x7FFF FFFF | 512MB | Virtual Tiled Address Space |



Table 2-20. L3 Memory Map (continued)

| QUAD | BLOCK NAME | START ADDRESS (HEX) | END ADDRESS (HEX) | SIZE | DESCRIPTION |
|------|-------------------------------------|------------------------|----------------------|------|--|
| Q | DDR EMIF0/1 SDRAM ⁽³⁾ | 0x8000 0000 | 0xBFFF FFFF | 1GB | DDR |
| Q3 | DDR EMIF0/1 SDRAM ⁽³⁾ | 0xC000 0000 | 0xFFFF FFFF | 1GB | DDR |
| Q4-7 | DDR DMM | 0x1 0000 0000 | 0x1 FFFF FFFF | 4GB | DDR DMM Tiler Extended address map – Virtual Views (HDVPSS only) |

- (1) The first section of GPMC memory (0x0 0x00FF_FFFF) is reserved for BOOTROM. Accessible memory starts at location 0x0100_0000.
- (2) These accesses occur through the DDR DMM Tiler Ports. The DMM will split address ranges internally to address DDR EMIF and DDR DMM control registers.
- (3) DDR EMIF0 and DDR EMIF1 addresses may be contiguous or bank interleaved depending on configuration of the DDR DMM; for more details, see the DDR DMM documentation.



2.9.2 L4 Memory Map

2.9.2.1 L4 Standard Peripheral

The L4 standard peripheral bus accesses standard peripherals and IP configuration registers. The memory map is shown in Table 2-21.

Table 2-21. L4 Standard Peripheral Memory Map

| DEVICE NAME | START ADDRESS (HEX) | END ADDRESS (HEX) | SIZE | DESCRIPTION |
|-------------------|------------------------|-------------------|------|-------------------------|
| L4 Standard | 0x4800 0000 | 0x4800 07FF | 2KB | Address/Protection (AP) |
| Configuration | 0x4800 0800 | 0x4800 0FFF | 2KB | Link Agent (LA) |
| | 0x4800 1000 | 0x4800 13FF | 1KB | Initiator Port (IP0) |
| | 0x4800 1400 | 0x4800 17FF | 1KB | Initiator Port (IP1) |
| | 0x4800 1800 | 0x4800 1FFF | 2KB | Reserved (IP2 – IP3) |
| Reserved | 0x4800 2000 | 0x4800 7FFF | 24KB | Reserved |
| e-Fuse Controller | 0x4800 8000 | 0x4800 8FFF | 4KB | Peripheral Registers |
| | 0x4800 9000 | 0x4800 9FFF | 4KB | Support Registers |
| Reserved | 0x4800 A000 | 0x4800 FFFF | 24KB | Reserved |
| DEMMU | 0x4801 0000 | 0x4801 0FFF | 4KB | Peripheral Registers |
| | 0x4801 1000 | 0x4801 1FFF | 4KB | Support Registers |
| Reserved | 0x4801 2000 | 0x4801 FFFF | 56KB | Reserved |
| UART0 | 0x4802 0000 | 0x4802 0FFF | 4KB | Peripheral Registers |
| | 0x4802 1000 | 0x4802 1FFF | 4KB | Support Registers |
| UART1 | 0x4802 2000 | 0x4802 2FFF | 4KB | Peripheral Registers |
| | 0x4802 3000 | 0x4802 3FFF | 4KB | Support Registers |
| UART2 | 0x4802 4000 | 0x4802 4FFF | 4KB | Peripheral Registers |
| | 0x4802 5000 | 0x4802 5FFF | 4KB | Support Registers |
| Reserved | 0x4802 6000 | 0x4802 7FFF | 8KB | Reserved |
| I2C0 | 0x4802 8000 | 0x4802 8FFF | 4KB | Peripheral Registers |
| | 0x4802 9000 | 0x4802 9FFF | 4KB | Support Registers |
| I2C1 | 0x4802 A000 | 0x4802 AFFF | 4KB | Peripheral Registers |
| | 0x4802 B000 | 0x4802 BFFF | 4KB | Support Registers |
| Reserved | 0x4802 C000 | 0x4802 DFFF | 8KB | Reserved |
| TIMER1 | 0x4802 E000 | 0x4802 EFFF | 4KB | Peripheral Registers |
| | 0x4802 F000 | 0x4802 FFFF | 4KB | Support Registers |
| SPIOCP | 0x4803 0000 | 0x4803 0FFF | 4KB | Peripheral Registers |
| | 0x4803 1000 | 0x4803 1FFF | 4KB | Support Registers |
| GPIO0 | 0x4803 2000 | 0x4803 2FFF | 4KB | Peripheral Registers |
| | 0x4803 3000 | 0x4803 3FFF | 4KB | Support Registers |
| Reserved | 0x4803 4000 | 0x4803 7FFF | 16KB | Reserved |
| McASP0 CFG | 0x4803 8000 | 0x4803 9FFF | 8KB | Peripheral Registers |
| | 0x4803 A000 | 0x4803 AFFF | 4KB | Support Registers |
| Reserved | 0x4803 B000 | 0x4803 BFFF | 4KB | Reserved |
| McASP1 CFG | 0x4803 C000 | 0x4803 DFFF | 8KB | Peripheral Registers |
| | 0x4803 E000 | 0x4803 EFFF | 4KB | Support Registers |
| Reserved | 0x4803 F000 | 0x4803 FFFF | 4KB | Reserved |
| TIMER2 | 0x4804 0000 | 0x4804 0FFF | 4KB | Peripheral Registers |
| | 0x4804 1000 | 0x4804 1FFF | 4KB | Support Registers |
| TIMER3 | 0x4804 2000 | 0x4804 2FFF | 4KB | Peripheral Registers |
| | 0x4804 3000 | 0x4804 3FFF | 4KB | Support Registers |



Table 2-21. L4 Standard Peripheral Memory Map (continued)

| DEVICE NAME | START ADDRESS (HEX) | END ADDRESS (HEX) | SIZE | DESCRIPTION |
|----------------|------------------------|-------------------|-------|-----------------------|
| TIMER4 | 0x4804 4000 | 0x4804 4FFF | 4KB | Peripheral Registers |
| | 0x4804 5000 | 0x4804 5FFF | 4KB | Support Registers |
| TIMER5 | 0x4804 6000 | 0x4804 6FFF | 4KB | Peripheral Registers |
| | 0x4804 7000 | 0x4804 7FFF | 4KB | Support Registers |
| TIMER6 | 0x4804 8000 | 0x4804 8FFF | 4KB | Peripheral Registers |
| | 0x4804 9000 | 0x4804 9FFF | 4KB | Support Registers |
| TIMER7 | 0x4804 A000 | 0x4804 AFFF | 4KB | Peripheral Registers |
| | 0x4804 B000 | 0x4804 BFFF | 4KB | Support Registers |
| GPIO1 | 0x4804 C000 | 0x4804 CFFF | 4KB | Peripheral Registers |
| | 0x4804 D000 | 0x4804 DFFF | 4KB | Support Registers |
| Reserved | 0x4804 E000 | 0x4804 FFFF | 8KB | Reserved |
| McASP2 CFG | 0x4805 0000 | 0x4805 1FFF | 8KB | Peripheral Registers |
| | 0x4805 2000 | 0x4805 2FFF | 4KB | Support Registers |
| Reserved | 0x4805 3000 | 0x4805 FFFF | 52KB | Reserved |
| SD/SDIO | 0x4806 0000 | 0x4806 FFFF | 64KB | Registers |
| | 0x4807 0000 | 0x4807 0FFF | 4KB | Support Registers |
| Reserved | 0x4807 1000 | 0x4807 FFFF | 60KB | Reserved |
| ELM | 0x4808 0000 | 0x4808 FFFF | 64KB | Error Location Module |
| | 0x4809 0000 | 0x4809 0FFF | 4KB | Support Registers |
| Reserved | 0x4809 1000 | 0x480B FFFF | 188KB | Reserved |
| RTC | 0x480C 0000 | 0x480C 0FFF | 4KB | Peripheral Registers |
| | 0x480C 1000 | 0x480C 1FFF | 4KB | Support Registers |
| WDT1 | 0x480C 2000 | 0x480C 2FFF | 4KB | Peripheral Registers |
| | 0x480C 3000 | 0x480C 3FFF | 4KB | Support Registers |
| Reserved | 0x480C 4000 | 0x480C 7FFF | 16KB | Reserved |
| Mailbox | 0x480C 8000 | 0x480C 8FFF | 4KB | Peripheral Registers |
| | 0x480C 9000 | 0x480C 9FFF | 4KB | Support Registers |
| Spinlock | 0x480C A000 | 0x480C AFFF | 4KB | Peripheral Registers |
| | 0x480C B000 | 0x480C BFFF | 4KB | Support Registers |
| Reserved | 0x480C C000 | 0x480F FFFF | 208KB | Reserved |
| HDVPSS | 0x4810 0000 | 0x4811 FFFF | 128KB | Peripheral Registers |
| | 0x4812 0000 | 0x4812 0FFF | 4KB | Support Registers |
| | 0x4812 0000 | 0x4812 0FFF | 4KB | Reserved |
| Reserved | 0x4812 1000 | 0x4812 1FFF | 4KB | Reserved |
| HDMI 1.3 Tx | 0x4812 2000 | 0x4812 2FFF | 4KB | Peripheral Registers |
| | 0x4812 3000 | 0x4812 3FFF | 4KB | Support Registers |
| | 0x4812 3000 | 0x4812 3FFF | 4KB | Reserved |
| Reserved | 0x4812 4000 | 0x4813 FFFF | 112KB | Reserved |
| Control Module | 0x4814 0000 | 0x4815 FFFF | 128KB | Peripheral Registers |
| | 0x4816 0000 | 0x4816 0FFF | 4KB | Support Registers |
| Reserved | 0x4816 1000 | 0x4817 FFFF | 124KB | Reserved |
| PRCM | 0x4818 0000 | 0x4818 2FFF | 12KB | Peripheral Registers |
| | 0x4818 3000 | 0x4818 3FFF | 4KB | Support Registers |
| Reserved | 0x4818 4000 | 0x4818 7FFF | 16KB | Reserved |
| SmartReflex0 | 0x4818 8000 | 0x4818 8FFF | 4KB | Peripheral Registers |
| | 0x4818 9000 | 0x4818 9FFF | 4KB | Support Registers |



Table 2-21. L4 Standard Peripheral Memory Map (continued)

| DEVICE NAME | START ADDRESS (HEX) | END ADDRESS (HEX) | SIZE | DESCRIPTION |
|--------------------------------------|------------------------|-------------------|-------|---|
| SmartReflex1 | 0x4818 A000 | 0x4818 AFFF | 4KB | Peripheral Registers |
| | 0x4818 B000 | 0x4818 BFFF | 4KB | Support Registers |
| OCP Watchpoint | 0x4818 C000 | 0x4818 CFFF | 4KB | Peripheral Registers |
| | 0x4818 D000 | 0x4818 DFFF | 4KB | Support Registers |
| Reserved | 0x4818 E000 | 0x4818 EFFF | 4KB | Reserved |
| | 0x4818 F000 | 0x4818 FFFF | 4KB | Reserved |
| Reserved | 0x4819 0000 | 0x4819 0FFF | 4KB | Reserved |
| | 0x4819 1000 | 0x4819 1FFF | 4KB | Reserved |
| Reserved | 0x4819 2000 | 0x4819 2FFF | 4KB | Reserved |
| | 0x4819 3000 | 0x4819 3FFF | 4KB | Reserved |
| Reserved | 0x4819 4000 | 0x4819 4FFF | 4KB | Reserved |
| | 0x4819 5000 | 0x4819 5FFF | 4KB | Reserved |
| Reserved | 0x4819 6000 | 0x4819 6FFF | 4KB | Reserved |
| | 0x4819 7000 | 0x4819 7FFF | 4KB | Reserved |
| DDR0 Phy Ctrl Regs | 0x4819 8000 | 0x4819 8FFF | 4KB | Peripheral Registers |
| | 0x4819 9000 | 0x4819 9FFF | 4KB | Support Registers |
| DDR1 Phy Ctrl Regs | 0x4819 A000 | 0x4819 AFFF | 4KB | Peripheral Registers |
| | 0x4819 B000 | 0x4819 BFFF | 4KB | Support Registers |
| Reserved | 0x4819 C000 | 0x481F FFFF | 400KB | Reserved |
| Interrupt controller ⁽¹⁾ | 0x4820 0000 | 0x4820 0FFF | 4KB | Cortex [™] -A8 Accessible Only |
| Reserved ⁽¹⁾ | 0x4820 1000 | 0x4823 FFFF | 252KB | Cortex [™] -A8 Accessible Only |
| MPUSS config register ⁽¹⁾ | 0x4824 0000 | 0x4824 0FFF | 4KB | Cortex [™] -A8 Accessible Only |
| Reserved ⁽¹⁾ | 0x4824 1000 | 0x4827 FFFF | 252KB | Cortex [™] -A8 Accessible Only |
| Reserved ⁽¹⁾ | 0x4828 1000 | 0x482F FFFF | 508KB | Cortex [™] -A8 Accessible Only |
| Reserved | 0x4830 0000 | 0x48FF FFFF | 13MB | Reserved |

⁽¹⁾ These regions (highlighted in yellow) are decoded internally by the Cortex[™]-A8 Subsystem and are not physically part of the L4 standard. They are included here only for reference when considering the Cortex[™]-A8 memory map. For masters other than the Cortex[™]-A8, these regions are reserved.



2.9.2.2 L4 High-Speed Peripheral

The L4 high-speed peripheral bus accesses the IP configuration registers of high-speed peripherals in L3. The memory map is shown in Table 2-22.

Table 2-22. L4 High-Speed Peripheral Memory Map

| DEVICE NAME | START ADDRESS (HEX) | END ADDRESS (HEX) | SIZE | DESCRIPTION |
|---------------|------------------------|-------------------|---------|-------------------------|
| L4 High Speed | 0x4A00 0000 | 0x4A00 07FF | 2KB | Address/Protection (AP) |
| configuration | 0x4A00 0800 | 0x4A00 0FFF | 2KB | Link Agent (LA) |
| | 0x4A00 1000 | 0x4A00 13FF | 1KB | Initiator Port (IP0) |
| | 0x4A00 1400 | 0x4A00 17FF | 1KB | Initiator Port (IP1) |
| | 0x4A00 1800 | 0x4A00 1FFF | 2KB | Reserved (IP2 – IP3) |
| Reserved | 0x4A00 2000 | 0x4A07 FFFF | 504KB | Reserved |
| Reserved | 0x4A08 0000 | 0x4A0A 0FFF | 132KB | Reserved |
| Reserved | 0x4A0A 1000 | 0x4A0F FFFF | 380KB | Reserved |
| EMAC0 | 0x4A10 0000 | 0x4A10 3FFF | 16KB | Peripheral Registers |
| | 0x4A10 4000 | 0x4A10 4FFF | 4KB | Support Registers |
| Reserved | 0x4A10 5000 | 0x4A11 FFFF | 108KB | Reserved |
| EMAC1 | 0x4A12 0000 | 0x4A12 3FFF | 16KB | Peripheral Registers |
| | 0x4A12 4000 | 0x4A12 4FFF | 4KB | Support Registers |
| Reserved | 0x4A12 5000 | 0x4A13 FFFF | 108KB | Reserved |
| SATA | 0x4A14 0000 | 0x4A14 FFFF | 64KB | Peripheral Registers |
| | 0x4A15 0000 | 0x4A15 0FFF | 4KB | Support Registers |
| Reserved | 0x4A15 1000 | 0x4A17 FFFF | 188KB | Reserved |
| Reserved | 0x4A18 0000 | 0x4A19 FFFF | 128KB | Reserved |
| | 0x4A1A 0000 | 0x4A1A 0FFF | 4KB | Reserved |
| Reserved | 0x4A1A 1000 | 0x4AFF FFFF | 14716KB | Reserved |



2.9.3 TILER Extended Addressing Map

The Tiling and Isometric Lightweight Engines for Rotation (TILER) ports are mainly used for optimized 2-D block accesses. The TILER also supports rotation of the image buffer at 0°, 90°, 180°, and 270°, with vertical and horizontal mirroring.

The TILER includes an additional 4-GB addressing range to access the frame buffer in these rotated and mirrored views. This range requires a thirty-third bit of address and is only accessible to peripherals that require access to the multiple views. On the device, this is limited to the HD Video Processing Subsystem (HDVPSS). (Other peripherals, based on ConnID, may access any one single view through the 512-MB TILER window region located in the base 4-GB range.)

The HDVPSS may use the virtual address space of 4GB (0x1:0000:0000 – 0x1:FFFF:FFF) since various VPDMA clients of the HDVPSS may need to simultaneously access multiple 2-D images with different orientations of the image buffers.

The top 4-GB address space is divided into eight sections of 512MB each. These eight sections correspond to the eight different orientations as shown in Table 2-23.

Table 2-23. TILER Extended Address Memory Map

| BLOCK NAME | START ADDRESS (HEX) | END ADDRESS (HEX) | SIZE | DESCRIPTION |
|--------------|------------------------|-------------------|-------|---------------------------------|
| Tiler View 0 | 0x1 0000 0000 | 0x1 1FFF FFFF | 512MB | Natural 0° View |
| Tiler View 1 | 0x1 2000 0000 | 0x1 3FFF FFFF | 512MB | 0° with Vertical Mirror View |
| Tiler View 2 | 0x1 4000 0000 | 0x1 5FFF FFFF | 512MB | 0° with Horizontal Mirror View |
| Tiler View 3 | 0x1 6000 0000 | 0x1 7FFF FFFF | 512MB | 180° View |
| Tiler View 4 | 0x1 8000 0000 | 0x1 9FFF FFFF | 512MB | 90° with Vertical Mirror View |
| Tiler View 5 | 0x1 A000 0000 | 0x1 BFFF FFFF | 512MB | 270° View |
| Tiler View 6 | 0x1 C000 0000 | 0x1 DFFF FFFF | 512MB | 90° View |
| Tiler View 7 | 0x1 E000 0000 | 0x1 FFFF FFFF | 512MB | 90° with Horizontal Mirror View |



2.9.4 Cortex™-A8 Memory Map

The Cortex[™]-A8 includes an memory management unit (MMU) to translate virtual addresses to physical addresses which are then decoded within the Host ARM Subsystem. The subsystem includes its own ROM and RAM, as well as configuration registers for its interrupt controller. These addresses are hard-coded within the subsystem. In addition, the upper 2GB of address space is routed to a special port (Master 0) intended for low-latency access to DDR memory. All other physical addresses are routed to the L3 port (Master 1) where they are decoded by the device infrastructure. The Cortex[™]-A8 memory map is shown in Table 2-24.

Table 2-24. Cortex[™]-A8 Memory Map

| REGION NAME | START ADDRESS (HEX) | END ADDRESS (HEX) | SIZE | DESCRIPTION |
|-----------------------------------|------------------------|-------------------|--------|--|
| Boot Space | 0x0000 0000 | 0x000F FFFF | 1MB | Boot Space |
| L3 Target Space | 0x0000 0000 | 0x1FFF FFFF | 512MB | GPMC |
| | 0x2000 0000 | 0x2FFF FFFF | 256MB | PCIe Gen2 Targets |
| | 0x3000 0000 | 0x3FFF FFFF | 256MB | Reserved |
| ROM internal ⁽¹⁾ | 0x4000 0000 | 0x4001 FFFF | 128KB | Reserved |
| | 0x4002 0000 | 0x4002 BFFF | 48KB | Public |
| | 0x4002 C000 | 0x400F FFFF | 848KB | Reserved |
| Reserved ⁽¹⁾ | 0x4010 0000 | 0x401F FFFF | 1MB | Reserved |
| Reserved ⁽¹⁾ | 0x4020 0000 | 0x402E FFFF | 960KB | Reserved |
| Reserved | 0x402F 0000 | 0x402F FFFF | 64KB | Reserved |
| L3 Target Space | 0x4030 0000 | 0x4033 FFFF | 256KB | OCMC SRAM |
| | 0x4034 0000 | 0x403F FFFF | 768KB | Reserved |
| | 0x4040 0000 | 0x4043 FFFF | 256KB | OCMC SRAM |
| | 0x4044 0000 | 0x404F FFFF | 768KB | Reserved |
| | 0x4050 0000 | 0x407F FFFF | 3MB | Reserved |
| | 0x4080 0000 | 0x4083 FFFF | 256KB | C674x UMAP0 (L2 RAM) |
| | 0x4084 0000 | 0x40DF FFFF | 5888KB | Reserved |
| | 0x40E0 0000 | 0x40E0 7FFF | 32KB | C674x L1P Cache/RAM |
| | 0x40E0 8000 | 0x40EF FFFF | 992KB | Reserved |
| | 0x40F0 0000 | 0x40F0 7FFF | 32KB | C674x L1D Cache/RAM |
| | 0x40F0 8000 | 0x40FF FFFF | 992KB | Reserved |
| | 0x4100 0000 | 0x41FF FFFF | 16MB | Reserved |
| | 0x4200 0000 | 0x43FF FFFF | 32MB | Reserved |
| | 0x4400 0000 | 0x44BF FFFF | 12MB | L3 configuration registers |
| | 0x44C0 0000 | 0x45FF FFFF | 20MB | Reserved |
| | 0x4600 0000 | 0x463F FFFF | 4MB | McASP0 |
| | 0x4640 0000 | 0x467F FFFF | 4MB | McASP1 |
| | 0x4680 0000 | 0x46BF FFFF | 4MB | McASP2 |
| | 0x46C0 0000 | 0x46FF FFFF | 4MB | HDMI 1.3 Tx |
| | 0x4700 0000 | 0x473F FFFF | 4MB | McBSP |
| | 0x4740 0000 | 0x477F FFFF | 4MB | USB2.0 Registers / CPPI |
| | 0x4780 0000 | 0x47BF FFFF | 4MB | Reserved |
| | 0x47C0 0000 | 0x47FF FFFF | 4MB | Reserved |
| | 0x4800 0000 | 0x481F FFFF | 2MB | Standard Peripheral domain (see Table 2-21) |
| ARM Subsystem INTC ⁽¹⁾ | 0x4820 0000 | 0x4820 0FFF | 4KB | Cortex [™] -A8 Interrupt Controller |
| Reserved ⁽¹⁾ | 0x4820 1000 | 0x4823 FFFF | 252KB | Reserved |
| Reserved ⁽¹⁾ | 0x4824 1000 | 0x4827 FFFF | 252KB | Reserved |



Table 2-24. Cortex™-A8 Memory Map (continued)

| REGION NAME | START ADDRESS (HEX) | END ADDRESS (HEX) | SIZE | DESCRIPTION |
|--|------------------------|-------------------|-------|---|
| L3 Target Space | 0x4830 0000 | 0x48FF FFFF | 13MB | Standard Peripheral domain (see Table 2-21) |
| | 0x4900 0000 | 0x490F FFFF | 1MB | EDMA TPCC Registers |
| | 0x4910 0000 | 0x497F FFFF | 7MB | Reserved |
| | 0x4980 0000 | 0x498F FFFF | 1MB | EDMA TPTC0 Registers |
| | 0x4990 0000 | 0x499F FFFF | 1MB | EDMA TPTC1 Registers |
| | 0x49A0 0000 | 0x49AF FFFF | 1MB | EDMA TPTC2 Registers |
| | 0x49B0 0000 | 0x49BF FFFF | 1MB | EDMA TPTC3 Registers |
| | 0x49C0 0000 | 0x49FF FFFF | 4MB | Reserved |
| | 0x4A00 0000 | 0x4AFF FFFF | 16MB | High Speed Peripheral domain (see Table 2-22) |
| | 0x4B00 0000 | 0x4BFF FFFF | 16MB | EMU Subsystem region |
| | 0x4C00 0000 | 0x4CFF FFFF | 16MB | DDR EMIF0(2) Configuration registers |
| | 0x4D00 0000 | 0x4DFF FFFF | 16MB | DDR EMIF1(2) Configuration registers |
| | 0x4E00 0000 | 0x4FFF FFFF | 32MB | DDR DMM(2) Configuration registers |
| | 0x5000 0000 | 0x50FF FFFF | 16MB | GPMC Configuration registers |
| | 0x5100 0000 | 0x51FF FFFF | 16MB | PCIE Configuration registers |
| | 0x5200 0000 | 0x55FF FFFF | 64MB | Reserved |
| | 0x5600 0000 | 0x56FF FFFF | 16MB | SGX530 Slave Port (C6A8168 only) |
| | 0x5600 0000 | 0x56FF FFFF | 16MB | Reserved (C6A8167 only) |
| | 0x5700 0000 | 0x57FF FFFF | 16MB | Reserved |
| | 0x5800 0000 | 0x5FFF FFFF | 128MB | Reserved |
| | 0x6000 0000 | 0x7FFF FFFF | 512MB | TILER Window |
| DDR EMIF0/1 SDRAM ⁽³⁾⁽⁴⁾ | 0x8000 0000 | 0xBFFF FFFF | 1GB | DDR |
| DDR EMIF0/1 SDRAM ⁽³⁾⁽⁴⁾ | 0xC000 0000 | 0xFFFF FFFF | 1GB | DDR |

⁽¹⁾ These addresses are decoded within the Cortex[™]-A8 subsystem.

⁽²⁾ These accesses occur through the DDR DMM TILER ports. The DDR DMM splits address ranges internally to address DDR EMIF and DDR DMM control registers based on DDR DMM tie-offs.

⁽³⁾ These addresses are routed to the Master 0 port for direct connection to the DDR DMM ELLA port.

⁽⁴⁾ DDR EMIF0 and DDR EMIF1 addresses may be contiguous or bank interleaved, depending on configuration of the DDR DMM.



2.9.5 C674x Memory Map

Because the C674x DSP has specific hardwired address decoding built in, the C674x memory map is slightly different than that of the Cortex™-A8. The C674x has a separate CFG bus which is used to access L4 peripherals. All C674x MDMA port accesses are routed through the DEMMU for address translation.

Table 2-25. C674x Memory Map

| REGION NAME | START ADDRESS (HEX) | END ADDRESS (HEX) | SIZE | DESCRIPTION |
|--|------------------------|-------------------|--------|------------------------------------|
| Reserved ⁽¹⁾ | 0x0000 0000 | 0x003F FFFF | 4MB | Reserved |
| Reserved ⁽¹⁾ | 0x0040 0000 | 0x0043 FFFF | 256KB | Reserved |
| Reserved (UMAP1) ⁽¹⁾ | 0x0044 0000 | 0x004F FFFF | 768KB | Reserved |
| Reserved ⁽¹⁾ | 0x0050 0000 | 0x0053 FFFF | 256KB | Reserved |
| Reserved (UMAP1) ⁽¹⁾ | 0x0054 0000 | 0x005F FFFF | 768KB | Reserved |
| Reserved ⁽¹⁾ | 0x0060 0000 | 0x007F FFFF | 2MB | Reserved |
| L2 SRAM ⁽¹⁾ | 0x0080 0000 | 0x0083 FFFF | 256KB | C674x UMAP0 (L2 RAM) |
| Reserved ⁽¹⁾ | 0x0084 0000 | 0x00DF FFFF | 5888KB | Reserved |
| L1P SRAM ⁽¹⁾ | 0x00E0 0000 | 0x00E0 7FFF | 32KB | C674x L1P Cache/RAM |
| Reserved ⁽¹⁾ | 0x00E0 8000 | 0x00EF FFFF | 992KB | Reserved |
| L1D SRAM ⁽¹⁾ | 0x00F0 0000 | 0x00F0 7FFF | 32KB | C674x L1D Cache/RAM |
| Reserved ⁽¹⁾ | 0x00F0 8000 | 0x017F FFFF | 9184KB | Reserved |
| Internal CFG ⁽²⁾⁽³⁾ | 0x0180 0000 | 0x01BF FFFF | 4MB | C674x Internal CFG registers |
| Reserved ⁽³⁾ | 0x01C0 0000 | 0x07FF FFFF | 100MB | Reserved |
| L4 Standard Domain (3) | 0x0800 0000 | 0x08FF FFFF | 16MB | Peripheral Domain (see Table 2-21) |
| EDMA TPCC ⁽³⁾ | 0x0900 0000 | 0x090F FFFF | 1MB | EDMA TPCC Registers |
| Reserved ⁽³⁾ | 0x0910 0000 | 0x097F FFFF | 7MB | Reserved |
| EDMA TPTC0 ⁽³⁾ | 0x0980 0000 | 0x098F FFFF | 1MB | EDMA TPTC0 Registers |
| EDMA TPTC1 (3) | 0x0990 0000 | 0x099F FFFF | 1MB | EDMA TPTC1 Registers |
| EDMA TPTC2 ⁽³⁾ | 0x09A0 0000 | 0x09AF FFFF | 1MB | EDMA TPTC2 Registers |
| EDMA TPTC3 ⁽³⁾ | 0x09B0 0000 | 0x09BF FFFF | 1MB | EDMA TPTC3 Registers |
| Reserved ⁽³⁾ | 0x09C0 0000 | 0x09FF FFFF | 4MB | Reserved |
| L4 High-Speed Domain ⁽³⁾ | 0x0A00 0000 | 0x0AFF FFFF | 16MB | Peripheral Domain (see Table 2-22) |
| Reserved ⁽³⁾ | 0x0B00 0000 | 0x0FFF FFFF | 80MB | Reserved |
| C674x L1/L2 ⁽⁴⁾ | 0x1000 0000 | 0x10FF FFFF | 16MB | C674x Internal Global Address |
| MDMA L3 ⁽⁵⁾ | 0x1100 0000 | 0xFFFF FFFF | 3824MB | DEMMU Mapped L3 Regions |

Addresses 0x0000 0000 to 0x017F FFFF are internal to the C674x device. Addresses 0x0180 0000 to 0x01BF FFFF are reserved for C674x internal CFG registers. Addresses 0x01C0 0000 to 0x0FFF FFFF are mapped to the C674x CFG bus.

⁽³⁾

Addresses 0x1000 0000 to 0x10FF FFFF are mapped to C674x internal addresses 0x0000 0000 to 0x00FF FFFF.

These accesses are routed through the DEMMU where the page tables translate to the physical L3 addresses shown in Table 2-20.



3 Device Pins

3.1 Pin Assignments

Extensive use of pin multiplexing is used to accommodate the largest number of peripheral functions in the smallest possible package. Pin multiplexing is controlled using a combination of hardware configuration at device reset and software programmable register settings. For more information on pin muxing, see Section 4.4, Pin Multiplexing Control.

3.1.1 Pin Map (Bottom View)

Figure 3-1 through Figure 3-19 show the bottom view of the package pin assignments in 15 sections (A, B, C, D, E, F, G, H, I, J, K, L, M, N, and O).

NOTE

Pin map sections D, E, K, and L show the different pin names for silicon revision 1.x devices and silicon revision 2.x devices.



| K | L | М | N | 0 |
|---|---|---|---|---|
| F | G | Н | Ι | J |
| Α | В | С | D | Е |

| R | SPI_SCS[0] | SPI_SCLK | VSS | VSS | SD_SDWP/ GPMC_A[15]/ GP1[8] | VSS | VSS | VSS |
|---|---|---|---|---|---|---|---|-----------------------|
| Р | SPI_SCS[3]/ GPMC_A[21]/ GP1[22] | SPI_SCS[1]/ GPMC_A[23] | SPI_SCS[2]/ GPMC_A[22] | VSS | VSS | VSS | VSS | DVDD_3P3 |
| N | UART1_RXD/ GPMC_A[26]/ GPMC_A[20] | UART1_TXD/ GPMC_A[25]/ GPMC_A[19] | UART0_RIN/ GPMC_A[17]/ GPMC_A[22]/ GP1[19] | UART0_DSR/ GPMC_A[19]/ GPMC_A[24]/ GP1[17] | UARTO_DCD/ GPMC_A[18]/ GPMC_A[23]/ GP1[18] | UART0_DTR/ GPMC_A[20]/ GPMC_A[12]/ GP1[16] | UARTO_CTS GP1[28] | UART0_TXD |
| М | UART2_RXD | UART1_RTS/ GPMC_A[14]/ GPMC_A[18]/ GP1[25] | | | | | | |
| L | DVDD_3P3 | UART2_TXD | UART1_CTS/ GPMC_A[13]/ GPMC_A[17]/ GP1[26] | | DVDD_3P3 | | | VSS |
| K | VSS | GPMC_A[22]/ GP1[10] | | | | | UART2_CTS/ GPMC_A[16]/ GPMC_A[25]/ GP1[24] | GPMC_A[27]/ GP1[9] |
| J | GPMC_A[15]/ GP0[22] | GPMC_A[16]/ GP0[21] | GPMC_A[24]/ GP1[15] | GPMC_A[23]/ GP1[14] | GP1[13] | GPMC_A[26]/ GP1[11] | GPMC_A[25]/ GP1[12] | |
| Н | TIM6_OUT/ GPMC_A[24]/ GP0[30] | GPMC_A[12]/ GP0[27] | GPMC_A[21]/ GP0[26] | GP0[25] | GPMC_A[14]/ GP0[23] | GPMC_A[13]/ GP0[24] | | |
| G | TIM7_OUT/ GPMC_A[12]/ GP0[31] | GP0[5]/ MCA[2]_AMUTEIN/ GPMC_A[24] | | DDR[0]_D[3] | GP0[6]/ MCA[1]_AMUTEIN/ GPMC_A[23] | VSS | VSS | |
| F | CLKOUT | DDR[0]_D[1] | DDR[0]_D[6] | DDR[0]_DQS[0] | | | VSS | DDR[0]_D[20] |
| E | DVDD_DDR[0] | DDR[0]_D[2] | DDR[0]_DQS[0] | | | | DDR[0]_D[23] | DDR[0]_D[27] |
| D | VSS | DDR[0]_D[4] | | | | DDR[0]_D[11] | DDR[0]_D[9] | DDR[0]_D[21] |
| С | DDR[0]_D[7] | DDR[0]_DQM[0] | | | DDR[0]_D[8] | DDR[0]_D[10] | | DDR[0]_D[16] |
| В | DDR[0]_D[0] | DDR[0]_D[5] | DDR[0]_D[15] | DDR[0]_DQS[1] | DDR[0]_DQM[1] | DDR[0]_D[13] | DDR[0]_D[19] | DDR[0]_DQS[2] |
| Α | VSS | DVDD_DDR[0] | DDR[0]_D[14] | DDR[0]_DQS[1] | DDR[0]_D[12] | DDR[0]_VTP | DDR[0]_D[17] | DDR[0]_DQS[2] |
| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |

Figure 3-1. Pin Map [Section A]



| K | L | М | N | 0 |
|---|---|---|---|---|
| F | G | Н | Ι | J |
| Α | В | С | D | Е |

| R | DVDD_3P3 | DVDD_3P3 | DVDD_3P3 | | SD_SDCD/ GPMC_A[16]/ GP1[7] | CVDDC | CVDDC | CVDD |
|---|---|--------------|--------------|---------------|-----------------------------------|--------------|---------------|---------------|
| Р | DVDD_3P3 | DVDD_3P3 | DVDD_3P3 | | SPI_D[1] | CVDDC | CVDDC | CVDD |
| N | UARTO_RTS/ GP1[27] | UART0_RXD | SPI_D[0] | | CVDDC | DDR[0]_A[8] | DDR[0]_BA[2] | DDR[0]_A[12] |
| М | | | VSS | | | | | |
| L | UART2_RTS/ GPMC_A[15]/ GPMC_A[26]/ GP1[23] | | | VSS | DDR[0]_A[6] | DVDD_DDR[0] | DVDD_DDR[0] | DVDD_DDR[0] |
| K | | | | | DDR[0]_A[9] | DVDD_DDR[0] | DVDD_DDR[0] | DVDD_DDR[0] |
| J | | | DDR[0]_D[30] | | DDR[0]_A[5] | DVDD_DDR[0] | DVDD_DDR[0] | DVDD_DDR[0] |
| Н | | DDR0_D[18] | VSS | | DDR0_A[4] | VSS | VSS | VSS |
| G | DDR[0]_DQM[2] | DDR[0]_D[28] | | | DDR[0]_A[3] | VSS | VSS | VSS |
| F | DDR0_D[22] | | | | DDR[0]_BA[0] | VSS | VSS | VSS |
| E | DDR[0]_D[24] | | DVDD_DDR[0] | | DDR[0]_WE | VSS | | |
| D | DDR[0]_DQM[3] | | | | DDR[0]_RAS | RSV20 | DDR[0]_A[2] | |
| С | DDR[0]_D[31] | | DDR[0]_D[29] | | DDR[0]_CAS | DDR[0]_A[10] | VSS | |
| В | DDR[0]_DQS[3] | DDR[0]_D[26] | DDR[0]_D[25] | DDR[0]_CLK[0] | DDR[0]_A[11] | DDR[0]_BA[1] | DDR[0]_CLK[1] | DDR[0]_A[13] |
| Α | DDR[0]_DQS[3] | VSS | DVDD_DDR[0] | DDR[0]_CLK[0] | DDR[0]_A[0] | DDR[0]_A[7] | DDR[0]_CLK[1] | DDR[0]_ODT[1] |
| | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 |

Figure 3-2. Pin Map [Section B]



| K | L | М | N | 0 |
|---|---|---|---|---|
| F | G | Н | Ι | J |
| Α | В | С | D | Е |

| R | CVDD | CVDD | CVDD | CVDD | CVDD | CVDD | CVDDC | CVDDC |
|---|-----------------|---------------|-----------------------|---------------|-----------------|---------------|---------------|--------------|
| Р | CVDD | CVDD | CVDD | CVDD | CVDD | CVDD | CVDDC | CVDDC |
| N | DDR[0]_A[1] | VSS | RSV3 | RSV4 | DDR[1]_A[1] | DDR[1]_A[12] | DDR[1]_BA[2] | DDR[1]_A[8] |
| М | | | | | | | | |
| L | DVDD_DDR[0] | DVDD_DDR[0] | DVDD_DDR[0] | DVDD_DDR[1] | DVDD_DDR[1] | DVDD_DDR[1] | DVDD_DDR[1] | DVDD_DDR[1] |
| K | DVDD_DDR[0] | DVDD_DDR[0] | DVDD_DDR[0] | DVDD_DDR[1] | DVDD_DDR[1] | DVDD_DDR[1] | DVDD_DDR[1] | DVDD_DDR[1] |
| J | DVDD_DDR[0] | DVDD_DDR[0] | DVDD_DDR[1] | DVDD_DDR[1] | DVDD_DDR[1] | DVDD_DDR[1] | DVDD_DDR[1] | DVDD_DDR[1] |
| Н | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS |
| G | VSS | VSS | | VSS | VSS | VSS | VSS | VSS |
| F | VSS | DDR[0]_CS[1] | | DDR[1]_CS[1] | VSS | VSS | VSS | VSS |
| E | | DDR[0]_ODT[0] | DEVOSC_DVDD18 | DDR[1]_ODT[0] | | | | VSS |
| D | DDR[0]_A[14] | DDR[0]_RST | | DDR[1]_RST | DDR[1]_A[14] | | DDR[1]_A[2] | RSV8 |
| С | VSS | DDR[0]_CKE | DEV_MXO | DDR[1]_CKE | VSS | | VSS | DDR[1]_A[10] |
| В | DDR[0]_CS[0] | VDDA_PLL | DEVOSC_VSS | VSSA_PLL | DDR[1]_CS[0] | DDR[1]_A[13] | DDR[1]_CLK[1] | DDR[1]_BA[1] |
| Α | VREFSSTL_DDR[0] | VDDA_PLL | DEV_MXI/ DEV_CLKIN | VSSA_PLL | VREFSSTL_DDR[1] | DDR[1]_ODT[1] | DDR[1]_CLK[1] | DDR[1]_A[7] |
| | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 |

Figure 3-3. Pin Map [Section C]

K L M N O



F G H I J A B C D E R VDD_USB0_1P8 VDD_USB0_3P3 VDD_USB1_3P3 DVDD_3P3 DVDD_3P3 VSS VSS Ρ DVDD_3P3 DVDD_3P3 DVDD_3P3 DVDD_3P3 RSV2 VSS RSV19 VDD_USB_0P9 CVDDC RSV10 RSV11 I2C[0]_SCL Ν TDO TMS М VSS DDR[1]_A[6] GP0[1] DVDD_3P3 L VSS DDR[1]_A[9] GP0[2] GP0[0] Κ GP1[30]/ SATA_ACT0_LED GP0[3]/ TCLKIN J DDR[1]_A[5] DDR[1]_D[30] GP0[4] Н DDR[1]_A[4] VSS DDR[1]_D[18] G DDR[1]_A[3] DDR[1]_D[28] DDR[1]_DQM[2] VSS VSS F DDR[1]_BA[0] DDR[1]_D[22] DDR[1]_D[20] VSS Е DDR[1] WE DVDD_DDR[1] DDR[1]_D[24] DDR[1]_D[27] DDR[1]_D[23] DDR[1]_RAS DDR[1]_DQM[3] DDR[1]_D[21] DDR[1]_D[9] DDR[1]_D[11] D С DDR[1]_CAS DDR[1]_D[29] DDR[1]_D[31] DDR[1]_D[16] DDR[1]_D[10] В DDR[1]_A[11] DDR[1]_CLK[0] DDR[1]_D[25] DDR[1]_D[26] DDR[1]_DQS[3] DDR[1]_DQS[2] DDR[1]_D[19] DDR[1]_D[13] DDR[1]_CLK[0] DVDD_DDR[1] DDR[1]_DQS[2] Α DDR[1]_A[0] VSS DDR[1]_DQS[3] DDR[1]_D[17] DDR[1]_VTP

Figure 3-4. Pin Map [Section D] - Silicon Revision 1.x



| | | | | | | | | | F G H I J A B C D E |
|---|--------------|---------------|--------------|--------------|---------------|---------------|-------------------|---------------------------|------------------------|
| R | VDD_USB0_1P8 | | DVDD_3P3 | DVDD_3P3 | VDD_USB0_3P3 | VDD_USB1_3P3 | VSS | VSS | |
| Р | RSV2 | | DVDD_3P3 | DVDD_3P3 | DVDD_3P3 | DVDD_3P3 | VSS | RSV19 | |
| N | CVDDC | | VDD_USB_0P9 | RSV10 | RSV11 | TDO | TMS | 12C[0]_SCL | |
| М | | | VSS | | | | | | |
| L | DDR[1]_A[6] | VSS | | | GP0[1] | DVDD_3P3 | | | |
| K | DDR[1]_A[9] | | | | | GP0[2] | GP0[0] | | |
| J | DDR[1]_A[5] | | DDR[1]_D[30] | | | | GP0[3]/ TCLKIN | GP1[30]/ SATA_ACT1_LED | |
| Н | DDR[1]_A[4] | | VSS | DDR[1]_D[18] | | | | GP0[4] | |
| G | DDR[1]_A[3] | | | DDR[1]_D[28] | DDR[1]_DQM[2] | | VSS | VSS | |
| F | DDR[1]_BA[0] | | | | DDR[1]_D[22] | DDR[1]_D[20] | VSS | | |
| Е | DDR[1]_WE | | DVDD_DDR[1] | | DDR[1]_D[24] | DDR[1]_D[27] | DDR[1]_D[23] | | |
| D | DDR[1]_RAS | | | | DDR[1]_DQM[3] | DDR[1]_D[21] | DDR[1]_D[9] | DDR[1]_D[11] | |
| С | DDR[1]_CAS | | DDR[1]_D[29] | | DDR[1]_D[31] | DDR[1]_D[16] | | DDR[1]_D[10] | |
| В | DDR[1]_A[11] | DDR[1]_CLK[0] | DDR[1]_D[25] | DDR[1]_D[26] | DDR[1]_DQS[3] | DDR[1]_DQS[2] | DDR[1]_D[19] | DDR[1]_D[13] | |
| Α | DDR[1]_A[0] | DDR[1]_CLK[0] | DVDD_DDR[1] | VSS | DDR[1]_DQS[3] | DDR[1]_DQS[2] | DDR[1]_D[17] | DDR[1]_VTP | |
| | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | |

Figure 3-5. Pin Map [Section D] - Silicon Revision 2.x

42





Figure 3-6. Pin Map [Section E] - Silicon Revision 1.x






Figure 3-7. Pin Map [Section E] - Silicon Revision 2.x



| K | L | М | N | 0 |
|---|---|---|---|---|
| F | G | Н | Ī | J |
| Α | В | С | D | Е |

| AK | RSV31 | RSV43 | RSV46 | VIN[0]A_D[19]/ VIN[1]A_DE/ VOUT[1]_C[9] | VIN[0]A_D[18]/ VIN[1]A_FLD/ VOUT[1]_C[8] | VOUT[1]_C[2]/ VIN[1]A_D[8] | | |
|----|---|--|-------------------------------------|---|--|-------------------------------|----------------------------------|-------------------------------------|
| AJ | RSV42 | RSV45 | RSV47 | RSV48 | RSV49 | RSV50 | VOUT[1]_Y_YC[5]/ VIN[1]A_D[3] | |
| АН | GPMC_CS[1] | GPMC_CS[2] | | | | | GPMC_CS[0] | RSV44 |
| AG | GPMC_CS[5]/ GPMC_A[12] | GPMC_WE | GPMC_CS[4]/ GP1[21] | | VSS | | | VSS |
| AF | GPMC_BE1 | GPMC_OE_RE | | | | | | |
| AE | GPMC_A[4]/ GP0[12]/ BTMODE[3] | GPMC_A[5]/ GP0[13]/ BTMODE[4] | GPMC_A[3]/ GP0[11]/ BTMODE[2] | GPMC_A[2]/ GP0[10]/ BTMODE[1] | GPMC_A[1]/ GP0[9]/ BTMODE[0] | GPMC_A[0]/ GP0[8] | GPMC_DIR/ GP1[20] | GPMC_WAIT |
| AD | GPMC_A[10]/ GP0[18] | GPMC_A[9]/ GP0[17]/ CS0WAIT | GPMC_A[7]/ GP0[15]/ CS0MUX[1] | GPMC_A[8]/ GP0[16]/ CS0BW | VSS | VSS | VSS | GPMC_A[6]/ GP0[14]/ CS0MUX[0] |
| AC | GPMC_D[0] | GPMC_A[11]/ GP0[19] | VSS | VSS | GPMC_A[27]/ GP0[20] | VSS | VSS | VSS |
| AB | VSS | GPMC_D[2] | | | | VSS | VSS | VSS |
| AA | DVDD_3P3 | GPMC_D[5] | GPMC_D[3] | GPMC_D[1] | VSS | VSS | VSS | VSS |
| Υ | GPMC_D[9] | GPMC_D[7] | GPMC_D[4] | VSS | VSS | VSS | VSS | VSS |
| W | GPMC_D[11] | GPMC_D[12] | GPMC_D[10] | GPMC_D[8] | | VSS | VSS | VSS |
| V | GPMC_CLK/ GP1[29] | GPMC_D[15] | GPMC_D[14] | VSS | VSS | VSS | VSS | VSS |
| U | SD_DAT[0]/ GPMC_A[20]/ GP1[3] | SD_CLK/ GPMC_A[13]/ GP1[1] | SD_CMD/ GPMC_A[21]/ GP1_[2] | SD_POW/ GPMC_A[14]/ GP1[0] | VSS | VSS | VSS | VSS |
| Т | SD_DAT[1]_SDIRQ/ GPMC_A[19]/ GP1[4] | SD_DAT[2]_SDRW/ GPMC_A[18]/ GP1[5] | | | | VSS | VSS | VSS |
| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |

Figure 3-8. Pin Map [Section F]



| K | L | М | N | 0 |
|---|---|---|---|---|
| F | G | Н | Ι | J |
| Α | В | С | D | Е |

| AK | | VOUT[0]_R_CR[8]/ VOUT[0]_B_CB_C[0]/ VOUT[1]_Y_YC[8] | VSS | | VOUT[0]_B_CB_C[5] | | VSS | VSS |
|----|------------|---|--|-----|---|-------------------|-------------------|--------------|
| AJ | | | VOUT[0]_R_CR[0]/ VOUT[1]_C[8]/ VOUT[1]_CLK | | VOUT[0]_B_CB_C[6] | DVDD_3P3 | DVDD_3P3 | DVDD_3P3 |
| АН | | | | | VOUT[0]_B_CB_C[8] | DVDD_3P3 | DVDD_3P3 | DVDD_3P3 |
| AG | GPMC_CS[3] | | | VSS | VOUT[0]_R_CR[4]/ VOUT[0]_FLD/ VOUT[1]_Y_YC[4] | DVDD_3P3 | DVDD_3P3 | DVDD_3P3 |
| AF | | | VSS | | | | | |
| AE | GPMC_WP | GPMC_ADV_ALE | GPMC_BEO_CLE | | CVDDC | VOUT[0]_G_Y_YC[6] | VOUT[0]_G_Y_YC[2] | VIN[0]A_D[9] |
| AD | DVDD_3P3 | DVDD_3P3 | DVDD_3P3 | | VOUT[1]_C[7]/ VIN[1]A_D[13] | CVDDC | CVDDC | CVDD |
| AC | DVDD_3P3 | DVDD_3P3 | DVDD_3P3 | | VOUT[1]_Y_YC[6]/ VIN[1]A_D[4] | CVDDC | CVDDC | CVDD |
| АВ | DVDD_3P3 | DVDD_3P3 | DVDD_3P3 | | RSV51 | CVDD | CVDD | CVDD |
| AA | DVDD_3P3 | DVDD_3P3 | DVDD_3P3 | | VSS | VSS | VSS | VSS |
| Υ | DVDD_3P3 | GPMC_D[6] | | | VSS | VSS | VSS | VSS |
| W | VSS | | | | VSS | VSS | VSS | VSS |
| V | VSS | GPMC_D[13] | | | VSS | VSS | VSS | VSS |
| U | DVDD_3P3 | DVDD_3P3 | DVDD_3P3 | | VSS | VSS | VSS | VSS |
| Т | DVDD_3P3 | DVDD_3P3 | DVDD_3P3 | | SD_DAT[3]/ GPMC_A[17]/ GP1[6] | CVDD | CVDD | CVDD |
| | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 |

Figure 3-9. Pin Map [Section G]

46



| K | L | М | N | 0 |
|---|---|---|---|---|
| F | G | Н | Ι | J |
| Α | В | С | D | Е |

| AK | vss | VSS | VSS | VSSA_HD | VSSA_HD | RSV57 | VSS | vss |
|----|----------|--------------|--------------|---------------------|-------------|---------------|-------|------------|
| AJ | DVDD_3P3 | VSS | VIN[0]A_D[0] | DVDD1P8 VDDA_SD_1P8 | | VDDA_HD_1P8 | RSV56 | DVDD1P8 |
| АН | DVDD_3P3 | VIN[0]A_D[2] | VDAC_VREF | VDDA_SD_1P8 | VDDA_SD_1P8 | VDDA_HD_1P8 | RSV55 | RSV15 |
| AG | DVDD_3P3 | | | VDDA_SD_1P0 | VDDA_HD_1P0 | RSV53 | RSV54 | RSV13 |
| AF | | | | | | | | |
| AE | VSS | VSS | VSS | VSS | RSV52 | VDAC_RBIAS_HD | RSV7 | HDMI_HPDET |
| AD | CVDD | CVDD | CVDD | CVDD | CVDD | CVDD | CVDDC | CVDDC |
| AC | CVDD | CVDD | CVDD | CVDD | CVDD | CVDD | CVDDC | CVDDC |
| AB | CVDD | CVDD | CVDD | CVDD | CVDD | CVDD | CVDD | CVDD |
| AA | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS |
| Υ | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS |
| W | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS |
| ٧ | VSS | VSS | VSS | VSS | VSS | VSS | VSS | VSS |
| U | VSS | VSS | VSSA_PLL | VSS | VSS | VSS | VSS | VSS |
| Т | CVDD | CVDD | CVDD | CVDD | CVDD | CVDD | CVDD | CVDD |
| | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 |

Figure 3-10. Pin Map [Section H]



K L M N O

| | | | | | | | | | F G H I J A B C D E |
|----|----------------|-----|---------------|----------------|--------------|----------------|----------------|----------------|------------------------|
| | | | | | | | | | ABCDE |
| AK | HDMI_SDA | | VSS | MCA[0]_ACLKR | | | | MCA[1]_AXR[1] | |
| AJ | VSS | | MCA[0]_AHCLKR | | | | MCA[0]_AFSX | MCA[0]_AXR[1] | |
| АН | RSV14 | | | | | MCA[0]_ACLKX | MCA[0]_AHCLKX | | |
| AG | RSV12 | VSS | | EMAC[0]_TXD[4] | MCA[0]_AFSR | VSS | | | |
| AF | | | VSS | | | | | | |
| AE | CVDDC | | DVDD_3P3 | DVDD_3P3 | DVDD_3P3 | EMAC[0]_TXD[3] | EMAC[0]_TXD[2] | EMAC[0]_TXD[1] | |
| AD | EMAC[0]_RXD[5] | | DVDD_3P3 | DVDD_3P3 | DVDD_3P3 | VSS | VSS | VSS | |
| AC | EMAC[0]_RXD[6] | | DVDD_3P3 | DVDD_3P3 | DVDD_3P3 | VSS | VSS | VSS | |
| AB | EMAC[0]_COL | | VDDT_PCIE | PCIE_TXN1 | VDDT_PCIE | PCIE_TXN0 | PCIE_TXP0 | VDDT_PCIE | |
| AA | EMAC[0]_CRS | | | | | | | | |
| Υ | VDDR_PCIE | | PCIE_TXP1 | VDDT_PCIE | PCIE_RXP0 | VDDT_PCIE | VSS | VSS | |
| W | VDDR_PCIE | | | | | | | | |
| ٧ | VDDR_SATA | | VSS | VSS | PCIE_RXN0 | PCIE_RXN1 | PCIE_RXP1 | VDDT_SATA | |
| U | VDDR_SATA | | | | | | | | |
| Т | VDD_USB1_1P8 | | RSV6 | RSV5 | VDD_USB0_3P3 | VDD_USB1_3P3 | SATA_TXN0 | SATA_TXP0 | |
| | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | |

Figure 3-11. Pin Map [Section I]






Figure 3-12. Pin Map [Section J]






Figure 3-13. Pin Map [Section K] - Silicon Revision 1.x

| | | | | | | | | | K | L | М | N | 0 |
|----|----------|---------------------------------|------------------------------|-------------------------------|---|----------------------------------|----------------------------------|---|---------------------|---|---|---|---|
| | | | | | | | | | F | G | Н | ı | J |
| | | | | | | | | | А | В | С | D | Е |
| | | | | | | | | 1 | | | | | _ |
| AU | VSS | DVDD_3P3 | RSV24 | VIN[0]A_D[21]/ VIN[0]B_FLD | VIN[0]A_HSYNC | VOUT[1]_Y_YC[4]/ VIN[1]A_D[2] | VOUT[1]_Y_YC[2]/ VIN[1]A_D[0] | VOUT[0]_G_Y_YC[1]/ VOUT[1]_FLD/ VIN[1]B_FLD | | | | | |
| АТ | RSV26 | VIN[0]A_D[23]/ VIN[0]B_HSYNC | VIN[0]A_DE | VOUT[1]_AVID/ VIN[1]B_CLK | VIN[0]A_D[16]/ VIN[1]A_HSYNC/ VOUT[1]_FLD | VOUT[1]_Y_YC[8]/ VIN[1]A_D[6] | VOUT[1]_CLK/ VIN[1]A_CLK | VOUT[0]_R_CR[1] | | | | | |
| AR | RSV27 | VIN[0]A_D[22]/ VIN[0]B_VSYNC | | | DAC_VOUT[1]_ HSYNC/ VIN[1]A_D[15] | VOUT[1]_Y_YC[7]/ VIN[1]A_D[5] | | DAC_HSYNC_ VOUT[0]_AVID | | | | | |
| AP | RSV28 | RSV23 | | | | VOUT[1]_Y_YC[9]/ VIN[1]A_D[7] | VOUT[1]_Y_YC[3]/ VIN[1]A_D[1] | VOUT[1]_C[5]/ VIN[1]A_D[11] | | | | | |
| AN | DVDD_3P3 | RSV25 | VIN[0]A_D[20]/ VIN[0]B_DE | | | | VOUT[1]_C[4]/ VIN[1]A_D[10] | VOUT[1]_C[6]/ VIN[1]A_D[12] | | | | | |
| AM | VSS | RSV29 | VIN[1]A_D[14] | VIN[0]A_VSYNC | | | VSS | VOUT[1]_C[3]/ VIN[1]A_D[9] | | | | | |
| AL | RSV32 | RSV30 | | VIN[0]A_FLD | VIN[0]A_D[17]/ VIN[1]A_VSYNC/ DAC_VOUT[1]_ VSYNC | VSS | VSS | | | | | | |
| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | | | | | |

Figure 3-14. Pin Map [Section K] - Silicon Revision 2.x






Figure 3-15. Pin Map [Section L] - Silicon Revision 1.x




Figure 3-16. Pin Map [Section L] - Silicon Revision 2.x






Figure 3-17. Pin Map [Section M]

52






Figure 3-18. Pin Map [Section N]




Figure 3-19. Pin Map [Section O]



3.2 **Terminal Functions**

The terminal functions tables identify the external signal names, the associated pin (ball) numbers along with the mechanical package designator, the pin type, whether the pin has any internal pullup or pulldown resistors, and a functional pin description. Bolded pin names denote the muxed pin function being described in each table. For more detailed information on device configurations, peripheral selection, multiplexed/shared pin, and see Section 4, Device Configurations.

3.2.1 Boot Configuration

Table 3-1. Boot Terminal Functions

| SIGNAL | SIGNAL | | OTHER ^{(2) (3)} MUXED | | DESCRIPTION | | | | | |
|---|--------|---------------------|---|-------------------------|--|--|--|--|--|--|
| NAME | NO. | TYPE ⁽¹⁾ | OTHER (-) (-) | MIUXED | DESCRIPTION | | | | | |
| воот | | | | | | | | | | |
| Boot Mode inputs. Select the peripheral over which the Host ARM Cortex™-A8 will boot. | | | | | | | | | | |
| GPMC_A[5]/GP0[13]/ BTMODE[4] | AE2 | | | GPMC, GP0 PINCTRL226 | | | | | | |
| GPMC_A[4]/GP0[12]/ BTMODE[3] | AE1 | | | GPMC, GP0 PINCTRL225 | | | | | | |
| GPMC_A[3]/GP0[11]/ BTMODE[2] | AE3 | I | PULL: IPU / DIS DRIVE: Z / Z DVDD_3P3 | GPMC, GP0 PINCTRL224 | Boot Mode Selection pins. For boot mode information, see Table 4-5. | | | | | |
| GPMC_A[2]/GP0[10]/ BTMODE[1] | AE4 | | | GPMC, GP0 PINCTRL223 | | | | | | |
| GPMC_A[1]/GP0[9]/ BTMODE[0] | AE5 | | | GPMC, GP0 PINCTRL222 | | | | | | |
| | | | DEVIC | E CONTROL | | | | | | |
| GPMC_A[8]/GP0[16]/ CS0BW | AD4 | 1 | PULL: IPU / DIS DRIVE: Z / Z DVDD_3P3 | GPMC, GP0 PINCTRL229 | GPMC CS0 default Data Bus Width input 0 = 8-bit data bus 1 = 16-bit data bus | | | | | |
| GPMC_A[7]/GP0[15]/ CS0MUX[1] | AD3 | | D. II. 1 D. I. / D. IO | GPMC, GP0 PINCTRL228 | GPMC CS0 default Address/Data multiplexing mode input | | | | | |
| GPMC_A[6]/GP0[14]/ CS0MUX[0] | AD8 | I | PULL: IPU / DIS DRIVE: Z / ZDVDD_3P3 | GPMC, GP0 PINCTRL227 | 00 = Not multiplexed 01 = A/A/D muxed 10 = A/D muxed 11 = Reserved | | | | | |
| GPMC_A[9]/GP0[17]/ CS0WAIT | AD2 | I | PULL: IPD / DIS DRIVE: Z / Z DVDD_3P3 | GPMC, GP0 PINCTRL230 | GPMC CS0 default GPMC_Wait enable input 0 = Wait disabled 1 = Wait enabled | | | | | |

I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal.

Specifies the operating I/O supply voltage for each signal.

PULL: A / B, where:

A is the state of the internal pull resistor during POR reset

B is the state of the internal pull resistor after POR and Warm reset are de-asserted and during Warm reset

IPD = Internal Pulldown Enabled, IPU = Internal Pullup Enabled, DIS = Internal Pull Disabled DRIVE: A / B, where;

A is the driving state of the pin during POR reset

B is the driving state of the pin after POR and Warm reset are de-asserted and during Warm reset

H = Driving High, L = Driving Low, Z = 3-State

For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see Section 4.2.1, Pullup/Pulldown Resistors.



3.2.2 DDR2/3 Memory Controller Signals

Table 3-2. DDR2/3 Memory Controller 0 Terminal Functions

| SIGNAL | | TYPE ⁽¹⁾ OTHER ⁽²⁾ | | DESCRIPTION | | |
|---------------|-----|--|-------------|---|--|--|
| NAME | NO. | ITPE\/ | OTHER . 7 | DESCRIPTION | | |
| DDR[0]_CLK[0] | B12 | 0 | DVDD_DDR[0] | DDR[0] Clock 0 | | |
| DDR[0]_CLK[0] | A12 | 0 | DVDD_DDR[0] | DDR[0] Negative Clock 0 | | |
| DDR[0]_CLK[1] | A15 | 0 | DVDD_DDR[0] | DDR[0] Clock 1 | | |
| DDR[0]_CLK[1] | B15 | 0 | DVDD_DDR[0] | DDR[0] Negative Clock 1 | | |
| DDR[0]_CKE | C18 | 0 | DVDD_DDR[0] | DDR[0] Clock Enable | | |
| DDR[0]_WE | E13 | 0 | DVDD_DDR[0] | DDR[0] Write Enable | | |
| DDR[0]_CS[0] | B17 | 0 | DVDD_DDR[0] | DDR[0] Chip Select 0 | | |
| DDR[0]_CS[1] | F18 | 0 | DVDD_DDR[0] | DDR[0] Chip Select 1 | | |
| DDR[0]_RAS | D13 | 0 | DVDD_DDR[0] | DDR[0] Row Address Strobe output | | |
| DDR[0]_CAS | C13 | 0 | DVDD_DDR[0] | DDR[0] Column Address Strobe output | | |
| DDR[0]_DQM[3] | D9 | 0 | DVDD_DDR[0] | DDR[0] Data Mask outputs | | |
| DDR[0]_DQM[2] | G9 | 0 | DVDD_DDR[0] | DDR[0]_DQM[3]: For upper byte data bus DDR[0]_D[31:24] DDR[0]_DQM[2]: For DDR[0]_D[23:16] | | |
| DDR[0]_DQM[1] | B5 | 0 | DVDD_DDR[0] | DDR[0]_DQM[1]: For DDR[0]_D[15:8] | | |
| DDR[0]_DQM[0] | C2 | 0 | DVDD_DDR[0] | DDR[0]_DQM[0]: For lower byte data bus DDR[0]_D[7:0] | | |
| DDR[0]_DQS[3] | B9 | I/O | DVDD_DDR[0] | Data strobe input/outputs for each byte of the 32-bit data bus. They are | | |
| DDR[0]_DQS[2] | B8 | I/O | DVDD_DDR[0] | outputs to the DDR[0] memory when writing and inputs when reading. They are used to synchronize the data transfers. | | |
| DDR[0]_DQS[1] | B4 | I/O | DVDD_DDR[0] | DDR[0]_DQS[3]: For upper byte data bus DDR[0]_D[31:24] | | |
| DDR[0]_DQS[0] | F4 | I/O | DVDD_DDR[0] | DDR[0]_DQS[2]: For DDR[0]_D[23:16] DDR[0]_DQS[1]: For DDR[0]_D[15:8] DDR[0]_DQS[0]: For lower byte data bus DDR[0]_D[7:0] | | |
| DDR[0]_DQS[3] | A9 | I/O | DVDD_DDR[0] | Complimentary data strobe input/outputs for each byte of the 32-bit data | | |
| DDR[0]_DQS[2] | A8 | I/O | DVDD_DDR[0] | bus. They are outputs to the DDR[0] memory when writing and inputs when reading. They are used to synchronize the data transfers. | | |
| DDR[0]_DQS[1] | A4 | I/O | DVDD_DDR[0] | DDR[0]_DQS[3]: For upper byte data bus DDR[0]_D[31:24] | | |
| DDR[0]_DQS[0] | E3 | I/O | DVDD_DDR[0] | DDR[0]_DQS[2]: For DDR[0]_D[23:16] | | |
| DDR[0]_ODT[0] | E18 | 0 | DVDD_DDR[0] | DDR[0] On-Die Termination for Chip Select 0. | | |
| DDR[0]_ODT[1] | A16 | 0 | DVDD_DDR[0] | DDR[0] On-Die Termination for Chip Select 1. | | |
| DDR[0]_RST | D18 | 0 | DVDD_DDR[0] | DDR[0] Reset output | | |
| DDR[0]_BA[2] | N15 | 0 | DVDD_DDR[0] | | | |
| DDR[0]_BA[1] | B14 | 0 | DVDD_DDR[0] | DDR[0] Bank Address outputs | | |
| DDR[0]_BA[0] | F13 | 0 | DVDD_DDR[0] | | | |

⁽¹⁾ I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal.

Specifies the operating I/O supply voltage for each signal. (2)



Table 3-2. DDR2/3 Memory Controller 0 Terminal Functions (continued)

| SIGNAL | | TYPE ⁽¹⁾ | OTHER ⁽²⁾ | DECORPTION |
|--------------|-----|---------------------|----------------------|--------------------|
| NAME | NO. | IYPE | OTHER (-) | DESCRIPTION |
| DDR[0]_A[14] | D17 | 0 | DVDD_DDR[0] | |
| DDR[0]_A[13] | B16 | 0 | DVDD_DDR[0] | |
| DDR[0]_A[12] | N16 | 0 | DVDD_DDR[0] | |
| DDR[0]_A[11] | B13 | 0 | DVDD_DDR[0] | |
| DDR[0]_A[10] | C14 | 0 | DVDD_DDR[0] | |
| DDR[0]_A[9] | K13 | 0 | DVDD_DDR[0] | |
| DDR[0]_A[8] | N14 | 0 | DVDD_DDR[0] | |
| DDR[0]_A[7] | A14 | 0 | DVDD_DDR[0] | DDR[0] Address Bus |
| DDR[0]_A[6] | L13 | 0 | DVDD_DDR[0] | |
| DDR[0]_A[5] | J13 | 0 | DVDD_DDR[0] | |
| DDR[0]_A[4] | H13 | 0 | DVDD_DDR[0] | |
| DDR[0]_A[3] | G13 | 0 | DVDD_DDR[0] | |
| DDR[0]_A[2] | D15 | 0 | DVDD_DDR[0] | |
| DDR[0]_A[1] | N17 | 0 | DVDD_DDR[0] | |
| DDR[0]_A[0] | A13 | 0 | DVDD_DDR[0] | |
| DDR[0]_D[31] | C9 | I/O | DVDD_DDR[0] | |
| DDR[0]_D[30] | J11 | I/O | DVDD_DDR[0] | |
| DDR[0]_D[29] | C11 | I/O | DVDD_DDR[0] | |
| DDR[0]_D[28] | G10 | I/O | DVDD_DDR[0] | |
| DDR[0]_D[27] | E8 | I/O | DVDD_DDR[0] | |
| DDR[0]_D[26] | B10 | I/O | DVDD_DDR[0] | |
| DDR[0]_D[25] | B11 | I/O | DVDD_DDR[0] | |
| DDR[0]_D[24] | E9 | I/O | DVDD_DDR[0] | DDR[0] Data Bus |
| DDR[0]_D[23] | E7 | I/O | DVDD_DDR[0] | DDN(0) Data Bus |
| DDR[0]_D[22] | F9 | I/O | DVDD_DDR[0] | |
| DDR[0]_D[21] | D8 | I/O | DVDD_DDR[0] | |
| DDR[0]_D[20] | F8 | I/O | DVDD_DDR[0] | |
| DDR[0]_D[19] | B7 | I/O | DVDD_DDR[0] | |
| DDR[0]_D[18] | H10 | I/O | DVDD_DDR[0] | |
| DDR[0]_D[17] | A7 | I/O | DVDD_DDR[0] | |
| DDR[0]_D[16] | C8 | I/O | DVDD_DDR[0] | |



Table 3-2. DDR2/3 Memory Controller 0 Terminal Functions (continued)

| SIGNAL | | TYPE ⁽¹⁾ OTHER ⁽²⁾ | | DESCRIPTION | | | |
|--------------|-----|--|-------------|--|--|--|--|
| NAME | NO. | ITPE\/ | OTHER . 7 | DESCRIPTION | | | |
| DDR[0]_D[15] | В3 | I/O | DVDD_DDR[0] | | | | |
| DDR[0]_D[14] | A3 | I/O | DVDD_DDR[0] | | | | |
| DDR[0]_D[13] | B6 | I/O | DVDD_DDR[0] | | | | |
| DDR[0]_D[12] | A5 | I/O | DVDD_DDR[0] | | | | |
| DDR[0]_D[11] | D6 | I/O | DVDD_DDR[0] | | | | |
| DDR[0]_D[10] | C6 | I/O | DVDD_DDR[0] | | | | |
| DDR[0]_D[9] | D7 | I/O | DVDD_DDR[0] | | | | |
| DDR[0]_D[8] | C5 | I/O | DVDD_DDR[0] | DDB[0] Deta Bus | | | |
| DDR[0]_D[7] | C1 | I/O | DVDD_DDR[0] | DDR[0] Data Bus | | | |
| DDR[0]_D[6] | F3 | I/O | DVDD_DDR[0] | | | | |
| DDR[0]_D[5] | B2 | I/O | DVDD_DDR[0] | | | | |
| DDR[0]_D[4] | D2 | I/O | DVDD_DDR[0] | | | | |
| DDR[0]_D[3] | G4 | I/O | DVDD_DDR[0] | | | | |
| DDR[0]_D[2] | E2 | I/O | DVDD_DDR[0] | | | | |
| DDR[0]_D[1] | F2 | I/O | DVDD_DDR[0] | | | | |
| DDR[0]_D[0] | B1 | I/O | DVDD_DDR[0] | | | | |
| DDR[0]_VTP | A6 | I | DVDD_DDR[0] | DDR VTP Compensation Resistor Connection | | | |



Table 3-3. DDR2/3 Memory Controller 1 Terminal Functions

| SIGNAL | | TYPE ⁽¹⁾ OTHER ⁽²⁾ | | DESCRIPTION | | |
|---------------|-----|--|-------------|--|--|--|
| NAME | NO. | ITPE | OTHER! | DESCRIPTION | | |
| DDR[1]_CLK[0] | B26 | 0 | DVDD_DDR[1] | DDR[1] Clock 0 | | |
| DDR[1]_CLK[0] | A26 | 0 | DVDD_DDR[1] | DDR[1] Negative Clock 0 | | |
| DDR[1]_CLK[1] | A23 | 0 | DVDD_DDR[1] | DDR[1] Clock 1 | | |
| DDR[1]_CLK[1] | B23 | 0 | DVDD_DDR[1] | DDR[1] Negative Clock 1 | | |
| DDR[1]_CKE | C20 | 0 | DVDD_DDR[1] | DDR[1] Clock Enable | | |
| DDR[1]_WE | E25 | 0 | DVDD_DDR[1] | DDR[1] Write Enable | | |
| DDR[1]_CS[0] | B21 | 0 | DVDD_DDR[1] | DDR[1] Chip Select 0 | | |
| DDR[1]_CS[1] | F20 | 0 | DVDD_DDR[1] | DDR[1] Chip Select 1 | | |
| DDR[1]_RAS | D25 | 0 | DVDD_DDR[1] | DDR[1] Row Address Strobe output | | |
| DDR[1]_CAS | C25 | 0 | DVDD_DDR[1] | DDR[1] Column Address Strobe output | | |
| DDR[1]_DQM[3] | D29 | 0 | DVDD_DDR[1] | DDR[1] Data Mask outputs | | |
| DDR[1]_DQM[2] | G29 | 0 | DVDD_DDR[1] | DDR[1]_DQM[3]: For upper byte data bus DDR[1]_D[31:24] DDR[1]_DQM[2]: For DDR[1]_D[23:16] | | |
| DDR[1]_DQM[1] | B33 | 0 | DVDD_DDR[1] | DDR[1]_DQM[1]: For DDR[1]_D[15:8] | | |
| DDR[1]_DQM[0] | C36 | 0 | DVDD_DDR[1] | DDR[1]_DQM[0]: For lower byte data bus DDR[1]_D[7:0] | | |
| DDR[1]_DQS[3] | B29 | 0 | DVDD_DDR[1] | Data strobe input/outputs for each byte of the 32-bit data bus. They are | | |
| DDR[1]_DQS[2] | B30 | I/O | DVDD_DDR[1] | outputs to the DDR[1] memory when writing and inputs when reading. They are used to synchronize the data transfers. | | |
| DDR[1]_DQS[1] | B34 | I/O | DVDD_DDR[1] | DDR[1]_DQS[3]: For upper byte data bus DDR[1]_D[31:24] | | |
| DDR[1]_DQS[0] | F34 | I/O | DVDD_DDR[1] | DDR[1]_DQS[2]: For DDR[1]_D[23:16] DDR[1]_DQS[1]: For DDR[1]_D[15:8] DDR[1]_DQS[0]: For lower byte data bus DDR[1]_D[7:0] | | |
| DDR[1]_DQS[3] | A29 | I/O | DVDD_DDR[1] | Complimentary data strobe input/outputs for each byte of the 32-bit | | |
| DDR[1]_DQS[2] | A30 | I/O | DVDD_DDR[1] | data bus. They are outputs to the DDR[1] memory when writing and inputs when reading. They are used to synchronize the data transfers. | | |
| DDR[1]_DQS[1] | A34 | I/O | DVDD_DDR[1] | DDR[1]_DQS[3]: For upper byte data bus DDR[1]_D[31:24] | | |
| DDR[1]_DQS[0] | E35 | I/O | DVDD_DDR[1] | DDR[1]_DQS[2]: For DDR[1]_D[23:16] DDR[1]_DQS[1]: For DDR[1]_D[15:8] DDR[1]_DQS[0]: For lower byte data bus DDR[1]_D[7:0] | | |
| DDR[1]_ODT[0] | E20 | 0 | DVDD_DDR[1] | DDR[1] On-Die Termination for Chip Select 0. | | |
| DDR[1]_ODT[1] | A22 | 0 | DVDD_DDR[1] | DDR[1] On-Die Termination for Chip Select 1. | | |
| DDR[1]_RST | D20 | 0 | DVDD_DDR[1] | DDR[1] Reset output | | |
| DDR[1]_BA[2] | N23 | 0 | DVDD_DDR[1] | | | |
| DDR[1]_BA[1] | B24 | 0 | DVDD_DDR[1] | DDR[1] Bank Address outputs | | |
| DDR[1]_BA[0] | F25 | 0 | DVDD_DDR[1] | <u>ı</u> | | |

 ⁽¹⁾ I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal.
 (2) Specifies the operating I/O supply voltage for each signal.



Table 3-3. DDR2/3 Memory Controller 1 Terminal Functions (continued)

| SIGNAL | | TYPE ⁽¹⁾ OTHER ⁽²⁾ | | DESCRIPTION |
|--------------|-----|--|-------------|--------------------|
| NAME | NO. | ITPE | OTHER! | DESCRIPTION |
| DDR[1]_A[14] | D21 | 0 | DVDD_DDR[1] | |
| DDR[1]_A[13] | B22 | 0 | DVDD_DDR[1] | |
| DDR[1]_A[12] | N22 | 0 | DVDD_DDR[1] | |
| DDR[1]_A[11] | B25 | 0 | DVDD_DDR[1] | |
| DDR[1]_A[10] | C24 | 0 | DVDD_DDR[1] | |
| DDR[1]_A[9] | K25 | 0 | DVDD_DDR[1] | |
| DDR[1]_A[8] | N24 | 0 | DVDD_DDR[1] | |
| DDR[1]_A[7] | A24 | 0 | DVDD_DDR[1] | DDR[1] Address Bus |
| DDR[1]_A[6] | L25 | 0 | DVDD_DDR[1] | |
| DDR[1]_A[5] | J25 | 0 | DVDD_DDR[1] | |
| DDR[1]_A[4] | H25 | 0 | DVDD_DDR[1] | |
| DDR[1]_A[3] | G25 | 0 | DVDD_DDR[1] | |
| DDR[1]_A[2] | D23 | 0 | DVDD_DDR[1] | |
| DDR[1]_A[1] | N21 | 0 | DVDD_DDR[1] | |
| DDR[1]_A[0] | A25 | 0 | DVDD_DDR[1] | |
| DDR[1]_D[31] | C29 | I/O | DVDD_DDR[1] | |
| DDR[1]_D[30] | J27 | I/O | DVDD_DDR[1] | |
| DDR[1]_D[29] | C27 | I/O | DVDD_DDR[1] | |
| DDR[1]_D[28] | G28 | I/O | DVDD_DDR[1] | |
| DDR[1]_D[27] | E30 | I/O | DVDD_DDR[1] | |
| DDR[1]_D[26] | B28 | I/O | DVDD_DDR[1] | |
| DDR[1]_D[25] | B27 | I/O | DVDD_DDR[1] | |
| DDR[1]_D[24] | E29 | I/O | DVDD_DDR[1] | DDR[4] Data Bug |
| DDR[1]_D[23] | E31 | I/O | DVDD_DDR[1] | DDR[1] Data Bus |
| DDR[1]_D[22] | F29 | I/O | DVDD_DDR[1] | |
| DDR[1]_D[21] | D30 | I/O | DVDD_DDR[1] | |
| DDR[1]_D[20] | F30 | I/O | DVDD_DDR[1] | |
| DDR[1]_D[19] | B31 | I/O | DVDD_DDR[1] | |
| DDR[1]_D[18] | H28 | I/O | DVDD_DDR[1] | |
| DDR[1]_D[17] | A31 | I/O | DVDD_DDR[1] | |
| DDR[1]_D[16] | C30 | I/O | DVDD_DDR[1] | |



Table 3-3. DDR2/3 Memory Controller 1 Terminal Functions (continued)

| SIGNAL | | TYPE ⁽¹⁾ | OTUED (2) | DESCRIPTION | | | | |
|--------------|-----|---------------------|-------------|--|--|--|--|--|
| NAME | NO. | ITPE | OTHER (2) | DESCRIPTION | | | | |
| DDR[1]_D[15] | B35 | I/O | DVDD_DDR[1] | | | | | |
| DDR[1]_D[14] | A35 | I/O | DVDD_DDR[1] | | | | | |
| DDR[1]_D[13] | B32 | I/O | DVDD_DDR[1] | | | | | |
| DDR[1]_D[12] | A33 | I/O | DVDD_DDR[1] | | | | | |
| DDR[1]_D[11] | D32 | I/O | DVDD_DDR[1] | | | | | |
| DDR[1]_D[10] | C32 | I/O | DVDD_DDR[1] | | | | | |
| DDR[1]_D[9] | D31 | I/O | DVDD_DDR[1] | | | | | |
| DDR[1]_D[8] | C33 | I/O | DVDD_DDR[1] | DDDM1 Data Bug | | | | |
| DDR[1]_D[7] | C37 | I/O | DVDD_DDR[1] | DDR[1] Data Bus | | | | |
| DDR[1]_D[6] | F35 | I/O | DVDD_DDR[1] | | | | | |
| DDR[1]_D[5] | B36 | I/O | DVDD_DDR[1] | | | | | |
| DDR[1]_D[4] | D36 | I/O | DVDD_DDR[1] | | | | | |
| DDR[1]_D[3] | G34 | I/O | DVDD_DDR[1] | | | | | |
| DDR[1]_D[2] | E36 | I/O | DVDD_DDR[1] | | | | | |
| DDR[1]_D[1] | F36 | I/O | DVDD_DDR[1] | | | | | |
| DDR[1]_D[0] | B37 | I/O | DVDD_DDR[1] | | | | | |
| DDR[1]_VTP | A32 | I | DVDD_DDR[1] | DDR VTP Compensation Resistor Connection | | | | |

Submit Documentation Feedback



3.2.3 Ethernet Media Access Controller (EMAC) Signals

Table 3-4. EMAC Terminal Functions

| SIGNAL | | T)(D=(1) | OTUED (2) (3) | MINER | DECODINE OF | | | | |
|----------------|------|---------------------|---|-----------------|---|--|--|--|--|
| NAME | NO. | TYPE ⁽¹⁾ | OTHER ^{(2) (3)} | MUXED | DESCRIPTION | | | | |
| MDIO_MCLK | AH37 | 0 | PULL: IPU / IPU DRIVE: H / H DVDD_3P3 | - PINCTRL275 | Management Data Serial Clock output | | | | |
| MDIO_MDIO | AH36 | I/O | PULL: IPU / IPU DRIVE: Z / Z DVDD_3P3 | - PINCTRL276 | Management Data I/O | | | | |
| EMAC0 | | | | | | | | | |
| EMAC[0]_COL | AB25 | I | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL251 | [G]MII Collision Detect (Sense) input | | | | |
| EMAC[0]_CRS | AA25 | 1 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL252 | [G]MII Carrier Sense input | | | | |
| EMAC[0]_GMTCLK | AC37 | 0 | PULL: IPD / DIS DRIVE: L / L DVDD_3P3 | - PINCTRL253 | GMII Source Asynchronous Transmit Clock | | | | |
| EMAC[0]_RXCLK | AE37 | I | PULL: IPU / IPU DRIVE: Z / Z DVDD_3P3 | - PINCTRL254 | [G]MII Receive Clock | | | | |
| EMAC[0]_RXD[7] | AE36 | _ | PULL: IPU / IPU DRIVE: Z / Z | - PINCTRL262 | | | | | |
| EMAC[0]_RXD[6] | AC25 | - | | - PINCTRL261 | | | | | |
| EMAC[0]_RXD[5] | AD25 | _ | | PINCTRL260 | | | | | |
| EMAC[0]_RXD[4] | AC35 | - 1 | | PINCTRL259 | [G]MII Receive Data [7:0]. For 1000 EMAC GMII operation, EMAC[0]_RXD[7:0] are used. For 10/10 | | | | |
| EMAC[0]_RXD[3] | AD35 | · - | DVDD_3P3 | - PINCTRL258 | EMAC MII operation, only EMAC[0]_RXD[3:0] are used. | | | | |
| EMAC[0]_RXD[2] | AC36 | = | | - PINCTRL257 | | | | | |
| EMAC[0]_RXD[1] | AD36 | - | | - PINCTRL256 | | | | | |
| EMAC[0]_RXD[0] | AD37 | | | - PINCTRL255 | | | | | |
| EMAC[0]_RXDV | AE35 | I | PULL: IPU / IPU DRIVE: Z / Z DVDD_3P3 | - PINCTRL263 | [G]MII Receive Data Valid input | | | | |
| EMAC[0]_RXER | AE34 | I | PULL: IPU / IPU DRIVE: Z / Z DVDD_3P3 | - PINCTRL264 | [G]MII Receive Data Error input | | | | |
| EMAC[0]_TXCLK | AF37 | I | PULL: IPD / DIS DRIVE: Z / Z DVDD_3P3 | - PINCTRL265 | [G]MII Transmit Clock input | | | | |

⁽¹⁾ I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal.

(2) PULL: A / B, where:

A is the state of the internal pull resistor during POR reset

B is the state of the internal pull resistor after POR and Warm reset are de-asserted and during Warm reset

IPD = Internal Pulldown Enabled, IPU = Internal Pullup Enabled, DIS = Internal Pull Disabled

DRIVE: A / B, where;

A is the driving state of the pin during POR reset

B is the driving state of the pin after POR and Warm reset are de-asserted and during Warm reset

H = Driving High, L = Driving Low, Z = 3-State

For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see Section 4.2.1, Pullup/Pulldown Resistors.

Specifies the operating I/O supply voltage for each signal. (3)

Device Pins

Copyright © 2010-2012, Texas Instruments Incorporated



Table 3-4. EMAC Terminal Functions (continued)

| SIGNAL NAME | NO. | TYPE ⁽¹⁾ | OTHER ⁽²⁾ (3) | MUXED | DESCRIPTION |
|----------------|------|---------------------|---|-----------------|---|
| EMAC[0]_TXD[7] | AG35 | | | - PINCTRL273 | |
| EMAC[0]_TXD[6] | AG36 | | | - PINCTRL272 | |
| EMAC[0]_TXD[5] | AF36 | | | - PINCTRL271 | |
| EMAC[0]_TXD[4] | AG28 | | PULL: IPD / DIS | - PINCTRL270 | [G]MII Transmit Data [7:0]. For 1000 EMAC GMII operation, EMAC[0]_TXD[7:0] are used. For 10/100 |
| EMAC[0]_TXD[3] | AE30 | 0 | DRIVE: L / L DVDD_3P3 | - PINCTRL269 | EMAC MII operation, only EMAC[0]_TXD[3:0] are used. |
| EMAC[0]_TXD[2] | AE31 | | | - PINCTRL268 | |
| EMAC[0]_TXD[1] | AE32 | | | - PINCTRL267 | |
| EMAC[0]_TXD[0] | AE33 | | | - PINCTRL266 | |
| EMAC[0]_TXEN | AG37 | 0 | PULL: IPD / DIS DRIVE: L / L DVDD_3P3 | - PINCTRL274 | [G]MII Transmit Data Enable output |
| | | | | EMAC1 | |
| EMAC[1]_COL | AR30 | I | PULL: IPD / DIS DRIVE: L / L DVDD_3P3 | - PINCTRL72 | [G]MII Collision Detect (Sense) input |
| EMAC[1]_CRS | AN31 | I | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL73 | [G]MII Carrier Sense input |
| EMAC[1]_GMTCLK | AU33 | 0 | PULL: IPD / DIS DRIVE: Z / Z DVDD_3P3 | - PINCTRL61 | GMII Source Asynchronous Transmit Clock |
| EMAC[1]_RXCLK | AT37 | I | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL51 | [G]MII Receive Clock |
| EMAC[1]_RXD[7] | AP32 | | | - PINCTRL59 | |
| EMAC[1]_RXD[6] | AU34 | | | - PINCTRL58 | |
| EMAC[1]_RXD[5] | AR33 | | | - PINCTRL57 | |
| EMAC[1]_RXD[4] | AU35 | | PULL: IPD / IPD | - PINCTRL56 | [G]MII Receive Data [7:0]. For 1000 EMAC GMII operation, EMAC[1]_RXD[7:0] are used. For 10/100 |
| EMAC[1]_RXD[3] | AT34 | l | DRIVE: Z / Z DVDD_3P3 | - PINCTRL55 | EMAC MII operation, only EMAC[1]_RXD[3:0] are used. |
| EMAC[1]_RXD[2] | AU36 | | | - PINCTRL54 | |
| EMAC[1]_RXD[1] | AT35 | | | - PINCTRL53 | |
| EMAC[1]_RXD[0] | AT36 | | | - PINCTRL52 | |
| EMAC[1]_RXDV | AT33 | I | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL60 | [G]MII Receive Data Valid input |
| EMAC[1]_RXER | AN30 | I | PULL: IPD / DIS DRIVE: L / L DVDD_3P3 | - PINCTRL74 | [G]MII Receive Data Error input |



Table 3-4. EMAC Terminal Functions (continued)

| CIONAL | | | | | |
|----------------|------|---------------------|---|----------------|---|
| SIGNAL | NO | TYPE ⁽¹⁾ | OTHER ^{(2) (3)} | MUXED | DESCRIPTION |
| NAME | NO. | | | | |
| EMAC[1]_TXCLK | AT30 | I | PULL: IPD / DIS DRIVE: L / L DVDD_3P3 | - PINCTRL71 | [G]MII Transmit Clock input |
| EMAC[1]_TXD[7] | AM30 | | | - PINCTRL69 | |
| EMAC[1]_TXD[6] | AP30 | | O PULL: IPD / DIS O DRIVE: Z / Z DVDD_3P3 | - PINCTRL68 | |
| EMAC[1]_TXD[5] | AT31 | | | - PINCTRL67 | |
| EMAC[1]_TXD[4] | AU31 | | | - PINCTRL66 | [G]MII Transmit Data [7:0]. For 1000 EMAC GMII operation, EMAC[1]_TXD[7:0] are used. For 10/100 |
| EMAC[1]_TXD[3] | AU32 | | | - PINCTRL65 | EMAC MII operation, <i>only</i> EMAC[1]_TXD[3:0] are used. |
| EMAC[1]_TXD[2] | AT32 | | | - PINCTRL64 | |
| EMAC[1]_TXD[1] | AR32 | | | PINCTRL63 | |
| EMAC[1]_TXD[0] | AP31 | | | - PINCTRL62 | |
| EMAC[1]_TXEN | AU30 | 0 | PULL: IPD / DIS DRIVE: Z / Z DVDD_3P3 | - PINCTRL70 | [G]MII Transmit Data Enable output |



3.2.4 General-Purpose Input/Output (GPIO) Signals

Table 3-5. GPIO Terminal Functions

| SIGNAL | | (1) | (2) (3) | | |
|--|-------------|---------------------|---|--------------------------|--|
| NAME | NO. | TYPE ⁽¹⁾ | OTHER ⁽²⁾ (3) | MUXED | DESCRIPTION |
| | | | | GPIO0 | |
| Note: General-Purpose | Input/Outpu | t (I/O) pins | can also serve as e | external interrupt in | puts. |
| TIM7_OUT/ GPMC_A[12]/ GP0[31] | G1 | I/O | PULL: IPD / IPD DRIVE: L / L DVDD_3P3 | TIM7, GPMC PINCTRL206 | General-Purpose Input/Output (I/O) 0 [GP0] pin 31. |
| TIM6_OUT/ GPMC_A[24]/ GP0[30] | H1 | I/O | PULL: IPD / IPD DRIVE: L / L DVDD_3P3 | TIM6, GPMC PINCTRL205 | General-Purpose Input/Output (I/O) 0 [GP0] pin 30. |
| TIM5_OUT/ GP0[29] | H34 | I/O | PULL: IPD / IPD DRIVE: L / L DVDD_3P3 | TIM5 PINCTRL204 | General-Purpose Input/Output (I/O) 0 [GP0] pin 29. |
| TIM4_OUT/ GP0[28] | H33 | I/O | PULL: IPD / IPD DRIVE: L / L DVDD_3P3 | TIM4 PINCTRL203 | General-Purpose Input/Output (I/O) 0 [GP0] pin 28. |
| GPMC_A[12]/ GP0[27] | H2 | I/O | PULL: IPD / DIS DRIVE: L / H DVDD_3P3 | GPMC PINCTRL202 | General-Purpose Input/Output (I/O) 0 [GP0] pin 27. |
| GPMC_A[21]/ GP0[26] | НЗ | I/O | PULL: IPD / DIS DRIVE: L / H DVDD_3P3 | GPMC PINCTRL201 | General-Purpose Input/Output (I/O) 0 [GP0] pin 26. |
| GP0[25] | H4 | I/O | PULL: IPU / DIS DRIVE: H / L DVDD_3P3 | - PINCTRL200 | General-Purpose Input/Output (I/O) 0 [GP0] pin 25. |
| GPMC_A[13]/ GP0[24] | H6 | I/O | PULL: IPU / IPD DRIVE: H / L DVDD_3P3 | GPMC PINCTRL199 | General-Purpose Input/Output (I/O) 0 [GP0] pin 24. |
| GPMC_A[14]/ GP0[23] | H5 | I/O | PULL: IPD / DIS DRIVE: L / L DVDD_3P3 | GPMC PINCTRL198 | General-Purpose Input/Output (I/O) 0 [GP0] pin 23. |
| GPMC_A[15]/ GP0[22] | J1 | I/O | PULL: IPU / DIS DRIVE: H / L DVDD_3P3 | GPMC PINCTRL197 | General-Purpose Input/Output (I/O) 0 [GP0] pin 22. |
| GPMC_A[16]/ GP0[21] | J2 | I/O | PULL: DIS / IPD DRIVE: Z / Z DVDD_3P3 | GPMC PINCTRL196 | General-Purpose Input/Output (I/O) 0 [GP0] pin 21. |
| GPMC_A[27]/ GP0[20] | AC5 | I/O | PULL: IPD / DIS DRIVE: Z / Z DVDD_3P3 | GPMC PINCTRL233 | General-Purpose Input/Output (I/O) 0 [GP0] pin 20. |
| GPMC_A[11]/ GP0[19] | AC2 | I/O | PULL: IPD / DIS DRIVE: Z / Z DVDD_3P3 | GPMC PINCTRL232 | General-Purpose Input/Output (I/O) 0 [GP0] pin 19. |
| GPMC_A[10]/ GP0[18] | AD1 | I/O | PULL: IPD / DIS DRIVE: Z / Z DVDD_3P3 | GPMC PINCTRL231 | General-Purpose Input/Output (I/O) 0 [GP0] pin 18. |

⁽¹⁾ I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal.

⁽²⁾ PULL: A / B, where:

A is the state of the internal pull resistor during POR reset

B is the state of the internal pull resistor after POR and Warm reset are de-asserted and during Warm reset

IPD = Internal Pulldown Enabled, IPU = Internal Pullup Enabled, DIS = Internal Pull Disabled

DRIVE: A / B, where;

A is the driving state of the pin during POR reset

B is the driving state of the pin after POR and Warm reset are de-asserted and during Warm reset

H = Driving High, L = Driving Low, Z = 3-State

For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see Section 4.2.1, Pullup/Pulldown Resistors.

Specifies the operating I/O supply voltage for each signal.



Table 3-5. GPIO Terminal Functions (continued)

| SIGNAL | | | (2) (2) | | |
|--|-----|---------------------|---|----------------------------|--|
| NAME | NO. | TYPE ⁽¹⁾ | OTHER ⁽²⁾ (3) | MUXED | DESCRIPTION |
| GPMC_A[9]/ GP0[17]/ CS0WAIT | AD2 | I/O | PULL: IPU / DIS DRIVE: Z / Z DVDD_3P3 | GPMC, BOOT PINCTRL230 | General-Purpose Input/Output (I/O) 0 [GP0] pin 17. |
| GPMC_A[8]/ GP0[16]/ CS0BW | AD4 | I/O | PULL: IPU / DIS DRIVE: Z / Z DVDD_3P3 | GPMC, BOOT PINCTRL229 | General-Purpose Input/Output (I/O) 0 [GP0] pin 16. |
| GPMC_A[7]/ GP0[15]/ CS0MUX[1] | AD3 | I/O | PULL: IPU / DIS DRIVE: Z / Z DVDD_3P3 | GPMC, BOOT PINCTRL228 | General-Purpose Input/Output (I/O) 0 [GP0] pin 15. |
| GPMC_A[6]/ GP0[14]/ CS0MUX[0] | AD8 | I/O | PULL: IPU / DIS DRIVE: Z / Z DVDD_3P3 | GPMC, BOOT PINCTRL227 | General-Purpose Input/Output (I/O) 0 [GP0] pin 14. |
| GPMC_A[5]/ GP0[13]/ BTMODE[4] | AE2 | I/O | PULL: IPU / DIS DRIVE: Z / Z DVDD_3P3 | GPMC, BOOT PINCTRL226 | General-Purpose Input/Output (I/O) 0 [GP0] pin 13. |
| GPMC_A[4]/ GP0[12]/ BTMODE[3] | AE1 | I/O | PULL: IPU / DIS DRIVE: Z / Z DVDD_3P3 | GPMC, BOOT PINCTRL225 | General-Purpose Input/Output (I/O) 0 [GP0] pin 12. |
| GPMC_A[3]/ GP0[11]/ BTMODE[2] | AE3 | I/O | PULL: IPU / DIS DRIVE: Z / Z DVDD_3P3 | GPMC, BOOT PINCTRL224 | General-Purpose Input/Output (I/O) 0 [GP0] pin 11. |
| GPMC_A[2]/ GP0[10]/ BTMODE[1] | AE4 | I/O | PULL: IPU / DIS DRIVE: Z / Z DVDD_3P3 | GPMC, BOOT PINCTRL223 | General-Purpose Input/Output (I/O) 0 [GP0] pin 10. |
| GPMC_A[1]/ GP0[9]/ BTMODE[0] | AE5 | I/O | PULL: IPU / DIS DRIVE: Z / Z DVDD_3P3 | GPMC, BOOT PINCTRL222 | General-Purpose Input/Output (I/O) 0 [GP0] pin 9. |
| GPMC_A[0]/ GP0[8] | AE6 | I/O | PULL: IPD / DIS DRIVE: Z / Z DVDD_3P3 | GPMC PINCTRL221 | General-Purpose Input/Output (I/O) 0 [GP0] pin 8. |
| GP0[7]/ MCA[0]_AMUTEIN | H35 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | MCA[0] PINCTRL298 | General-Purpose Input/Output (I/O) 0 [GP0] pin 7. |
| GP0[6]/ MCA[1]_AMUTEIN/ GPMC_A[23] | G5 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | MCA[1], GPMC PINCTRL297 | General-Purpose Input/Output (I/O) 0 [GP0] pin 6. |
| GP0[5]/ MCA[2]_AMUTEIN/ GPMC_A[24] | G2 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | MCA[2], GPMC PINCTRL296 | General-Purpose Input/Output (I/O) 0 [GP0] pin 5. |
| GP0[4] | H32 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL295 | General-Purpose Input/Output (I/O) 0 [GP0] pin 4. |
| GP0[3]/ TCLKIN | J31 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | Timer CLKIN PINCTRL294 | General-Purpose Input/Output (I/O) 0 [GP0] pin 3. |
| GP0[2] | K30 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL293 | General-Purpose Input/Output (I/O) 0 [GP0] pin 2. |
| GP0[1] | L29 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL292 | General-Purpose Input/Output (I/O) 0 [GP0] pin 1. |
| GP0[0] | K31 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL291 | General-Purpose Input/Output (I/O) 0 [GP0] pin 0. |



Table 3-5. GPIO Terminal Functions (continued)

| SIGNAL NAME | NO. | TYPE ⁽¹⁾ | OTHER ⁽²⁾ (3) | MUXED | DESCRIPTION |
|--|------------|---------------------|---|---------------------------|--|
| NAME | NO. | | | GPIO1 | |
| Note: General-Purpose I | nput/Outpu | t (I/O) pins | | | nputs. |
| GP1[31]/ SATA_ACT1_LED (silicon revision 1.x) SATA_ACT0_LED (silicon revision 2.x) | J33 | 1/0 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | SATA PINCTRL300 | General-Purpose Input/Output (I/O) 1 [GP1] pin 31. |
| GP1[30]/ SATA_ACTO_LED (silicon revision 1.x) SATA_ACT1_LED (silicon revision 2.x) | J32 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | SATA PINCTRL299 | General-Purpose Input/Output (I/O) 1 [GP1] pin 30. |
| GPMC_CLK/ GP1[29] | V1 | I/O | PULL: IPD / DIS DRIVE: L / L DVDD_3P3 | GPMC PINCTRL250 | General-Purpose Input/Output (I/O) 1 [GP1] pin 29. |
| UARTO_CTS/ GP1[28] | N7 | I/O | PULL: IPU / IPU DRIVE: Z / Z DVDD_3P3 | UART0 PINCTRL176 | General-Purpose Input/Output (I/O) 1 [GP1] pin 28. |
| UARTO_RTS/ GP1[27] | N9 | I/O | PULL: IPU / DIS DRIVE: H / H DVDD_3P3 | UART0 PINCTRL175 | General-Purpose Input/Output (I/O) 1 [GP1] pin 27. |
| UART1_CTS/ GPMC_A[13]/ GPMC_A[17]/ GP1[26] | L3 | I/O | PULL: IPU / IPU DRIVE: Z / Z DVDD_3P3 | UART1, GPMC PINCTRL184 | General-Purpose Input/Output (I/O) 1 [GP1] pin 26. |
| UART1_RTS/ GPMC_A[14]/ GPMC_A[18]/ GP1[25] | M2 | I/O | PULL: IPU / DIS DRIVE: H / H DVDD_3P3 | UART1, GPMC PINCTRL183 | General-Purpose Input/Output (I/O) 1 [GP1] pin 25. |
| UART2_CTS/ GPMC_A[16]/ GPMC_A[25]/ GP1[24] | K7 | I/O | PULL: IPU / IPU DRIVE: Z / Z DVDD_3P3 | UART2, GPMC PINCTRL188 | General-Purpose Input/Output (I/O) 1 [GP1] pin 24. |
| UART2_RTS/ GPMC_A[15]/ GPMC_A[26]/ GP1[23] | L9 | I/O | PULL: IPU / DIS DRIVE: H / H DVDD_3P3 | UART2, GPMC PINCTRL187 | General-Purpose Input/Output (I/O) 1 [GP1] pin 23. |
| SPI_SCS[3]/ GPMC_A[21]/ GP1[22] | P1 | I/O | PULL: DIS / IPU DRIVE: Z / Z DVDD_3P3 | SPI, GPMC PINCTRL170 | General-Purpose Input/Output (I/O) 1 [GP1] pin 22. |
| GPMC_CS[4]/ GP1[21] | AG3 | I/O | PULL: IPU / IPU DRIVE: H / H DVDD_3P3 | GPMC PINCTRL211 | General-Purpose Input/Output (I/O) 1 [GP1] pin 21. |
| GPMC_DIR/ GP1[20] | AE7 | I/O | PULL: IPD / DIS DRIVE: L / H DVDD_3P3 | GPMC PINCTRL218 | General-Purpose Input/Output (I/O) 1 [GP1] pin 20. |
| UART0_RIN/ GPMC_A[17]/ GPMC_A[22]/ GP1[19] | N3 | I/O | PULL: IPU / IPU DRIVE: Z / Z DVDD_3P3 | UARTO, GPMC PINCTRL180 | General-Purpose Input/Output (I/O) 1 [GP1] pin 19. |
| UARTO_DCD/ GPMC_A[18]/ GPMC_A[23]/ GP1[18] | N5 | I/O | PULL: IPU / IPU DRIVE: Z / Z DVDD_3P3 | UARTO, GPMC PINCTRL179 | General-Purpose Input/Output (I/O) 1 [GP1] pin 18. |
| UART0_DSR/ GPMC_A[19]/ GPMC_A[24]/ GP1[17] | N4 | I/O | PULL: IPU / IPU DRIVE: Z / Z DVDD_3P3 | UARTO, GPMC PINCTRL178 | General-Purpose Input/Output (I/O) 1 [GP1] pin 17. |



Table 3-5. GPIO Terminal Functions (continued)

| SIGNAL | | TYPE ⁽¹⁾ | OTHER ⁽²⁾ (3) | MIIVED | DESCRIPTION |
|---|-----|---------------------|---|---------------------------|--|
| NAME | NO. | IIPE'' | OTHER (7.57 | MUXED | DESCRIPTION |
| UARTO_DTR/ GPMC_A[20]/ GPMC_A[12]/ GP1[16] | N6 | I/O | PULL: IPU / DIS DRIVE: H / H DVDD_3P3 | UARTO, GPMC PINCTRL177 | General-Purpose Input/Output (I/O) 1 [GP1] pin 16. |
| GPMC_A[24]/ GP1[15] | J3 | I/O | PULL: IPD / DIS DRIVE: L / H DVDD_3P3 | GPMC PINCTRL195 | General-Purpose Input/Output (I/O) 1 [GP1] pin 15. |
| GPMC_A[23]/ GP1[14] | J4 | I/O | PULL: IPD / DIS DRIVE: L / H DVDD_3P3 | GPMC PINCTRL194 | General-Purpose Input/Output (I/O) 1 [GP1] pin 14. |
| GP1[13] | J5 | I/O | PULL: IPU / DIS DRIVE: H / L DVDD_3P3 | - PINCTRL193 | General-Purpose Input/Output (I/O) 1 [GP1] pin 13. |
| GPMC_A[25]/ GP1[12] | J7 | I/O | PULL: IPU / IPD DRIVE: H / L DVDD_3P3 | GPMC PINCTRL192 | General-Purpose Input/Output (I/O) 1 [GP1] pin 12. |
| GPMC_A[26]/ GP1[11] | J6 | I/O | PULL: IPD / DIS DRIVE: L / L DVDD_3P3 | GPMC PINCTRL191 | General-Purpose Input/Output (I/O) 1 [GP1] pin 11. |
| GPMC_A[22]/ GP1[10] | K2 | I/O | PULL: IPU / DIS DRIVE: H / L DVDD_3P3 | GPMC PINCTRL190 | General-Purpose Input/Output (I/O) 1 [GP1] pin 10. |
| GPMC_A[27]/ GP1[9] | K8 | I/O | PULL: DIS / IPD DRIVE: Z / Z DVDD_3P3 | GPMC PINCTRL189 | General-Purpose Input/Output (I/O) 1 [GP1] pin 9. |
| SD_SDWP/ GPMC_A[15]/ GP1[8] | R5 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | SD, GPMC PINCTRL165 | General-Purpose Input/Output (I/O) 1 [GP1] pin 8. |
| SD_SDCD/ GPMC_A[16]/ GP1[7] | R13 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | SD, GPMC PINCTRL164 | General-Purpose Input/Output (I/O) 1 [GP1] pin 7. |
| SD_DAT[3]/ GPMC_A[17]/ GP1[6] | T13 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | SD, GPMC PINCTRL163 | General-Purpose Input/Output (I/O) 1 [GP1] pin 6. |
| SD_DAT[2]_SDRW/ GPMC_A[18]/ GP1[5] | T2 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | SD, GPMC PINCTRL162 | General-Purpose Input/Output (I/O) 1 [GP1] pin 5. |
| SD_DAT[1]_SDIRQ/ GPMC_A[19]/ GP1[4] | T1 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | SD, GPMC PINCTRL161 | General-Purpose Input/Output (I/O) 1 [GP1] pin 4. |
| SD_DAT[0]/ GPMC_A[20]/ GP1[3] | U1 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | SD, GPMC PINCTRL160 | General-Purpose Input/Output (I/O) 1 [GP1] pin 3. |
| SD_CMD/ GPMC_A[21]/ GP1[2] | U3 | I/O | PULL: IPD / DIS DRIVE: Z / Z DVDD_3P3 | SD, GPMC PINCTRL159 | General-Purpose Input/Output (I/O) 1 [GP1] pin 2. |
| SD_CLK/ GPMC_A[13]/ GP1[1] | U2 | I/O | PULL: IPD / DIS DRIVE: L / L DVDD_3P3 | SD, GPMC PINCTRL158 | General-Purpose Input/Output (I/O) 1 [GP1] pin 1. |
| SD_POW/ GPMC_A[14]/ GP1[0] | U4 | I/O | PULL: IPD / DIS DRIVE: L / L DVDD_3P3 | SD, GPMC PINCTRL157 | General-Purpose Input/Output (I/O) 1 [GP1] pin 0. |



General-Purpose Memory Controller (GPMC) Signals 3.2.5

Table 3-6. GPMC Terminal Functions

| SIGNAL | | TYPE ⁽¹⁾ | OTHER ⁽²⁾ (3) | MUXED | DESCRIPTION |
|----------------------------|------|---------------------|---|--------------------|--|
| NAME | NO. | | | | 2200 |
| GPMC_CLK/ GP1[29] | V1 | 0 | PULL: IPD / DIS DRIVE: L / L DVDD_3P3 | GP1 | GPMC Clock output |
| GPMC_CS[5] / GPMC_A[12] | AG1 | 0 | PULL: IPU / IPU DRIVE: H / H DVDD_3P3 | GPMC PINCTRL212 | GPMC Chip Select 5 |
| GPMC_CS[4] / GP1[21] | AG3 | 0 | PULL: IPU / IPU DRIVE: H / H DVDD_3P3 | GP1 PINCTRL211 | GPMC Chip Select 4 |
| GPMC_CS[3] | AG9 | 0 | PULL: IPU / IPU DRIVE: H / H DVDD_3P3 | - PINCTRL210 | GPMC Chip Select 3 |
| GPMC_CS[2] | AH2 | 0 | PULL: IPU / IPU DRIVE: H / H DVDD_3P3 | - PINCTRL209 | GPMC Chip Select 2 |
| GPMC_CS[1] | AH1 | 0 | PULL: IPU / IPU DRIVE: H / H DVDD_3P3 | - PINCTRL208 | GPMC Chip Select 1 |
| GPMC_CS[0] | AH7 | 0 | PULL: IPU / IPU DRIVE: H / H DVDD_3P3 | - PINCTRL207 | GPMC Chip Select 0 |
| GPMC_WE | AG2 | 0 | PULL: IPU / IPU DRIVE: H / H DVDD_3P3 | - PINCTRL213 | GPMC Write Enable output |
| GPMC_OE_RE | AF2 | 0 | PULL: IPU / DIS DRIVE: H / H DVDD_3P3 | - PINCTRL214 | GPMC Output Enable output |
| GPMC_BE1 | AF1 | 0 | PULL: IPU / DIS DRIVE: H / H DVDD_3P3 | - PINCTRL216 | GPMC Upper Byte Enable output |
| GPMC_BEO_CLE | AE11 | 0 | PULL: IPU / DIS DRIVE: H / L DVDD_3P3 | - PINCTRL215 | GPMC Lower Byte Enable output or Command Latch Enable output |
| GPMC_ADV_ALE | AE10 | 0 | PULL: IPU / DIS DRIVE: H / L DVDD_3P3 | - PINCTRL217 | GPMC Address Valid output or Address Latch Enable output |
| GPMC_DIR/ GP1[20] | AE7 | 0 | PULL: IPD / DIS DRIVE: L / H DVDD_3P3 | GP1 PINCTRL218 | GPMC Direction Control for External Transceivers |
| GPMC_WP | AE9 | 0 | PULL: IPU / IPD DRIVE: H / L DVDD_3P3 | - PINCTRL219 | GPMC Write Protect output |
| GPMC_WAIT | AE8 | I | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL220 | GPMC Wait input |

⁽¹⁾ I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal.

PULL: A / B, where:

A is the state of the internal pull resistor during POR reset

B is the state of the internal pull resistor after POR and Warm reset are de-asserted and during Warm reset IPD = Internal Pulldown Enabled, IPU = Internal Pullup Enabled, DIS = Internal Pull Disabled

DRIVE: A / B, where;

A is the driving state of the pin during POR reset

B is the driving state of the pin after POR and Warm reset are de-asserted and during Warm reset

H = Driving High, L = Driving Low, Z = 3-State

For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see Section 4.2.1, Pullup/Pulldown Resistors.

Specifies the operating I/O supply voltage for each signal.



Table 3-6. GPMC Terminal Functions (continued)

| SIGNAL | | | | | |
|---|-----|---------------------|---|-----------------------------------|-----------------|
| NAME | NO. | TYPE ⁽¹⁾ | OTHER ^{(2) (3)} | MUXED | DESCRIPTION |
| GPMC_A[27] / GP0[20] | AC5 | 0 | PULL: IPD / DIS DRIVE: Z / Z DVDD_3P3 | GP0 PINCTRL233 | CDMC Address 27 |
| GPMC_A[27] / GP1[9] | K8 | 0 | PULL: DIS / IPD DRIVE: Z / Z DVDD_3P3 | GP1 PINCTRL189 | GPMC Address 27 |
| UART1_RXD/ GPMC_A[26]/ GPMC_A[20] | N1 | 0 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | UART1, GPMC PINCTRL181 | |
| UART2_RTS/ GPMC_A[15]/ GPMC_A[26]/ GP1[23] | L9 | 0 | PULL: IPU / DIS DRIVE: H / H DVDD_3P3 | UART2, GPMC, GP1 PINCTRL187 | GPMC Address 26 |
| GPMC_A[26] / GP1[11] | J6 | 0 | PULL: IPD / DIS DRIVE: L / L DVDD_3P3 | GP1 PINCTRL191 | |
| UART1_TXD/ GPMC_A[25]/ GPMC_A[19] | N2 | 0 | PULL: IPD / DIS DRIVE: L / H DVDD_3P3 | UART1, GPMC PINCTRL182 | |
| UART2_CTS/ GPMC_A[16]/ GPMC_A[25]/ GP1[24] | K7 | 0 | PULL: IPU / IPU DRIVE: Z / Z DVDD_3P3 | UART2, GPMC, GP1 PINCTRL188 | GPMC Address 25 |
| GPMC_A[25] / GP1[12] | J7 | 0 | PULL: IPU / IPD DRIVE: H / L DVDD_3P3 | GP1 PINCTRL192 | |
| GP0[5]/ MCA[2]_AMUTEIN/ GPMC_A[24] | G2 | 0 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | GP0, MCA[2] PINCTRL296 | |
| GPMC_A[24] / GP1[15] | J3 | 0 | PULL: IPD / DIS DRIVE: L / H DVDD_3P3 | GP1 PINCTRL195 | |
| TIM6_OUT/ GPMC_A[24]/ GP0[30] | H1 | 0 | PULL: IPD / IPD DRIVE: L / L DVDD_3P3 | TIM6, GP0 PINCTRL205 | GPMC Address 24 |
| UARTO_DSR/ GPMC_A[19]/ GPMC_A[24]/ GP1[17] | N4 | О | PULL: IPU / IPU DRIVE: Z / Z DVDD_3P3 | UARTO, GPMC, GP1 PINCTRL178 | |
| GP0[6]/ MCA[1]_AMUTEIN/ GPMC_A[23] | G5 | 0 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | GP0, MCA[1] PINCTRL297 | |
| SPI_SCS[1]/ GPMC_A[23] | P2 | 0 | PULL: DIS / IPU DRIVE: Z / Z DVDD_3P3 | SPI PINCTRL168 | |
| UARTO_DCD/ GPMC_A[18]/ GPMC_A[23]/ GP1[18] | N5 | 0 | PULL: IPU / IPU DRIVE: Z / Z DVDD_3P3 | UARTO, GPMC, GP1 PINCTRL179 | GPMC Address 23 |
| GPMC_A[23] / GP1[14] | J4 | 0 | PULL: IPD / DIS DRIVE: L / H DVDD_3P3 | GP1 PINCTRL194 | |



Table 3-6. GPMC Terminal Functions (continued)

| SIGNAL NAME | NO. | TYPE ⁽¹⁾ | OTHER ⁽²⁾ (3) | MUXED | DESCRIPTION |
|---|-----|---------------------|---|-----------------------------------|-----------------|
| SPI_SCS[2]/ GPMC_A[22] | P3 | 0 | PULL: DIS / IPU DRIVE: Z / Z DVDD_3P3 | SPI PINCTRL169 | |
| GPMC_A[22] / GP1[10] | K2 | О | PULL: IPU / DIS DRIVE: H / L DVDD_3P3 | GP1 PINCTRL190 | GPMC Address 22 |
| UARTO_RIN/ GPMC_A[17]/ GPMC_A[22]/ GP1[19] | N3 | О | PULL: IPU / IPU DRIVE: Z / Z DVDD_3P3 | UARTO, GPMC, GP1 PINCTRL180 | |
| SPI_SCS[3]/ GPMC_A[21]/ GP1[22] | P1 | 0 | PULL: DIS / IPU DRIVE: Z / Z DVDD_3P3 | SPI, GP1 PINCTRL170 | |
| SD_CMD/ GPMC_A[21]/ GP1[2] | U3 | 0 | PULL: IPD / DIS DRIVE: Z / Z DVDD_3P3 | SD, GP1 PINCTRL159 | GPMC Address 21 |
| GPMC_A[21] / GP0[26] | НЗ | 0 | PULL: IPD / DIS DRIVE: L / H DVDD_3P3 | GP0 PINCTRL201 | |
| SD_DAT[0]/ GPMC_A[20] / GP1[3] | U1 | 0 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | SD, GP1 PINCTRL160 | |
| UARTO_DTR/ GPMC_A[20]/ GPMC_A[12]/ GP1[16] | N6 | О | PULL: IPU / DIS DRIVE: H / H DVDD_3P3 | UARTO, GPMC, GP1 PINCTRL177 | GPMC Address 20 |
| UART1_RXD/ GPMC_A[26]/ GPMC_A[20] | N1 | 0 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | UART12, GPMC PINCTRL181 | |
| UARTO_DSR/ GPMC_A[19]/ GPMC_A[24]/ GP1[17] | N4 | О | PULL: IPU / IPU DRIVE: Z / Z DVDD_3P3 | UARTO, GPMC, GP1 PINCTRL178 | |
| SD_DAT[1]_SDIRQ/ GPMC_A[19]/ GP1[4] | T1 | 0 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | SD, GP1 PINCTRL161 | GPMC Address 19 |
| UART1_TXD/ GPMC_A[25]/ GPMC_A[19] | N2 | 0 | PULL: IPD / DIS DRIVE: L / H DVDD_3P3 | UART1, GPMC PINCTRL182 | |
| SD_DAT[2]_SDRW/ GPMC_A[18]/ GP1[5] | T2 | 0 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | SD, GP1 PINCTRL162 | |
| UARTO_DCD/ GPMC_A[18]/ GPMC_A[23]/ GP1[18] | N5 | 0 | PULL: IPU / IPU DRIVE: Z / Z DVDD_3P3 | UARTO, GPMC, GP1 PINCTRL179 | GPMC Address 18 |
| UART1_RTS/ GPMC_A[14]/ GPMC_A[18]/ GP1[25] | M2 | 0 | PULL: IPU / DIS DRIVE: H / H DVDD_3P3 | UART1, GPMC, GP1 PINCTRL183 | |



Table 3-6. GPMC Terminal Functions (continued)

| SIGNAL | | TVD=(1) | OTUES (2) (3) | MID/ED | DECOR!ETION: |
|---|-----|---------------------|---|-----------------------------------|-----------------|
| NAME | NO. | TYPE ⁽¹⁾ | OTHER ⁽²⁾ (3) | MUXED | DESCRIPTION |
| SD_DAT[3]/ GPMC_A[17] / GP1[6] | T13 | О | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | SD, GP1 PINCTRL163 | |
| UARTO_RIN/ GPMC_A[17] / GPMC_A[22]/ GP1[19] | N3 | О | PULL: IPU / IPU DRIVE: Z / Z DVDD_3P3 | UARTO, GPMC, GP1 PINCTRL180 | GPMC Address 17 |
| UART1_CTS/ GPMC_A[13]/ GPMC_A[17]/ GP1[26] | L3 | О | PULL: IPU / IPU DRIVE: Z / Z DVDD_3P3 | UART1, GPMC, GP1 PINCTRL184 | |
| SD_SDCD/ GPMC_A[16]/ GP1[7] | R13 | 0 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | SD, GP1 PINCTRL164 | |
| UART2_CTS/ GPMC_A[16]/ GPMC_A[25]/ GP1[24] | K7 | О | PULL: IPU / IPU DRIVE: Z / Z DVDD_3P3 | UART2, GPMC, GP1 PINCTRL188 | GPMC Address 16 |
| GPMC_A[16]/ GP0[21] | J2 | 0 | PULL: DIS / IPD DRIVE: Z / Z DVDD_3P3 | GPMC, GP0 PINCTRL196 | |
| SD_SDWP/ GPMC_A[15] / GP1[8] | R5 | 0 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | SD, GP1 PINCTRL165 | |
| UART2_RTS/ GPMC_A[15]/ GPMC_A[26]/ GP1[23] | L9 | О | PULL: IPU / DIS DRIVE: H / H DVDD_3P3 | UART2, GPMC, GP1 PINCTRL187 | GPMC Address 15 |
| GPMC_A[15] / GP0[22] | J1 | 0 | PULL: IPU / DIS DRIVE: H / L DVDD_3P3 | GP0 PINCTRL197 | |
| SD_POW/ GPMC_A[14] / GP1[0] | U4 | O | PULL: IPD / DIS DRIVE: L / L DVDD_3P3 | SD, GPMC, GP1 PINCTRL157 | |
| UART1_RTS/ GPMC_A[14]/ GPMC_A[18]/ GP1[25] | M2 | О | PULL: IPU / DIS DRIVE: H / H DVDD_3P3 | UART1, GPMC, GP1 PINCTRL183 | GPMC Address 14 |
| GPMC_A[14]/ GP0[23] | H5 | 0 | PULL: IPD / DIS DRIVE: L / L DVDD_3P3 | GP0 PINCTRL198 | |
| SD_CLK/ GPMC_A[13] / GP1[1] | U2 | 0 | PULL: IPD / DIS DRIVE: L / L DVDD_3P3 | SD, GP1 PINCTRL158 | |
| UART1_CTS/ GPMC_A[13]/ GPMC_A[17]/ GP1[26] | L3 | 0 | PULL: IPU / IPU DRIVE: Z / Z DVDD_3P3 | UART1, GPMC, GP1 PINCTRL184 | GPMC Address 13 |
| GPMC_A[13] / GP0[24] | H6 | 0 | PULL: IPU / IPD DRIVE: H / L DVDD_3P3 | GP0 PINCTRL199 | |



Table 3-6. GPMC Terminal Functions (continued)

| SIGNAL NAME | NO. | TYPE ⁽¹⁾ | OTHER ⁽²⁾ (3) | MUXED | DESCRIPTION |
|---|-----|---------------------|---|-----------------------------------|-----------------|
| UARTO_DTR/ GPMC_A[20]/ GPMC_A[12]/ GP1[16] | N6 | 0 | PULL: IPU / DIS DRIVE: H / H DVDD_3P3 | UARTO, GPMC, GP1 PINCTRL177 | |
| GPMC_A[12]/ GP0[27] | H2 | 0 | PULL: IPD / DIS DRIVE: L / H DVDD_3P3 | GP0 PINCTRL202 | GPMC Address 12 |
| TIM7_OUT/ GPMC_A[12]/ GP0[31] | G1 | 0 | PULL: IPD / IPD DRIVE: L / L DVDD_3P3 | TIM7, GP0 PINCTRL206 | |
| GPMC_CS[5]/ GPMC_A[12] | AG1 | 0 | PULL: IPU / IPU DRIVE: H / H DVDD_3P3 | GPMC PINCTRL212 | |
| GPMC_A[11] / GP0[19] | AC2 | 0 | PULL: IPD / DIS DRIVE: Z / Z DVDD_3P3 | GP0 PINCTRL232 | GPMC Address 11 |
| GPMC_A[10] / GP0[18] | AD1 | 0 | PULL: IPD / DIS DRIVE: Z / Z DVDD_3P3 | GP0 PINCTRL231 | GPMC Address 10 |
| GPMC_A[9]/ GP0[17]/ CS0WAIT | AD2 | 0 | PULL: IPD / DIS DRIVE: Z / Z DVDD_3P3 | GP0, BOOT PINCTRL230 | GPMC Address 9 |
| GPMC_A[8]/ GP0[16]/ CS0BW | AD4 | 0 | PULL: IPU / DIS DRIVE: Z / Z DVDD_3P3 | GP0, BOOT PINCTRL229 | GPMC Address 8 |
| GPMC_A[7]/ GP0[15]/ CS0MUX[1] | AD3 | 0 | PULL: IPD / DIS DRIVE: Z / Z DVDD_3P3 | GP0, BOOT PINCTRL228 | GPMC Address 7 |
| GPMC_A[6]/ GP0[14]/ CS0MUX[0] | AD8 | 0 | PULL: IPU / DIS DRIVE: Z / Z DVDD_3P3 | GP0, BOOT PINCTRL227 | GPMC Address 6 |
| GPMC_A[5]/ GP0[13]/ BTMODE[4] | AE2 | 0 | PULL: IPD / DIS DRIVE: Z / Z DVDD_3P3 | GP0, BOOT PINCTRL226 | GPMC Address 5 |
| GPMC_A[4]/ GP0[12]/ BTMODE[3] | AE1 | 0 | PULL: IPU / DIS DRIVE: Z / Z DVDD_3P3 | GP0, BOOT PINCTRL225 | GPMC Address 4 |
| GPMC_A[3]/ GP0[11]/ BTMODE[2] | AE3 | 0 | PULL: IPD / DIS DRIVE: Z / Z DVDD_3P3 | GP0, BOOT PINCTRL224 | GPMC Address 3 |
| GPMC_A[2]/ GP0[10]/ BTMODE[1] | AE4 | 0 | PULL: IPD / DIS DRIVE: Z / Z DVDD_3P3 | GP0, BOOT PINCTRL223 | GPMC Address 2 |
| GPMC_A[1]/ GP0[9]/ BTMODE[0] | AE5 | 0 | PULL: IPU / DIS DRIVE: Z / Z DVDD_3P3 | GP0, BOOT PINCTRL222 | GPMC Address 1 |
| GPMC_A[0] / GP0[8] | AE6 | 0 | PULL: IPD / DIS DRIVE: Z / Z DVDD_3P3 | GP0 PINCTRL221 | GPMC Address 0 |



Table 3-6. GPMC Terminal Functions (continued)

| SIGNAL | | (1) | (0) (0) | | |
|------------|-----|---------------------|---|-----------------|--|
| NAME | NO. | TYPE ⁽¹⁾ | OTHER ^{(2) (3)} | MUXED | DESCRIPTION |
| GPMC_D[15] | V2 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL249 | |
| GPMC_D[14] | V3 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL248 | |
| GPMC_D[13] | V10 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL247 | |
| GPMC_D[12] | W2 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL246 | |
| GPMC_D[11] | W1 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL245 | |
| GPMC_D[10] | W3 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL244 | |
| GPMC_D[9] | Y1 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL243 | |
| GPMC_D[8] | W4 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL242 | GPMC Data I/Os. Only D[7:0] are used for 8-bit |
| GPMC_D[7] | Y2 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL241 | interfaces |
| GPMC_D[6] | Y10 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL240 | |
| GPMC_D[5] | AA2 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL239 | |
| GPMC_D[4] | Y3 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL238 | |
| GPMC_D[3] | AA3 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL237 | |
| GPMC_D[2] | AB2 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL236 | |
| GPMC_D[1] | AA4 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL235 | |
| GPMC_D[0] | AC1 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL234 | |



3.2.6 High-Definition Multimedia Interface (HDMI) Signals

Table 3-7. HDMI Terminal Functions

| SIGNAL NAME | NO. | TYPE ⁽¹⁾ | OTHER ⁽²⁾ (3) | MUXED | DESCRIPTION |
|----------------|------|---------------------|---|-----------------|--|
| HDMI_TMDSCLKP | AT24 | 0 | - VDDA_HDMI | - | HDMI Clock Output. |
| HDMI_TMDSCLKN | AU24 | 0 | - - VDDA_HDMI | - | When the HDMI PHY is powered down, these pins should be left unconnected. |
| HDMI_TMDSDN2 | AU27 | 0 | - VDDA_HDMI | - | HDMI Data 2 output. |
| HDMI_TMDSDP2 | AT27 | 0 | - VDDA_HDMI | - | When the HDMI PHY is powered down, these pins should be left unconnected. |
| HDMI_TMDSDN1 | AU26 | 0 | - VDDA_HDMI | - | HDMI Data 1 output. |
| HDMI_TMDSDP1 | AT26 | 0 | - VDDA_HDMI | - | When the HDMI PHY is powered down, these pins should be left unconnected. |
| HDMI_TMDSDN0 | AU25 | 0 | - VDDA HDMI | - | HDMI Data 0 output. |
| HDMI_TMDSDP0 | AT25 | 0 | - - VDDA_HDMI | - | When the HDMI PHY is powered down, these pins should be left unconnected. |
| HDMI_SCL | AL25 | 0 | PULL: DIS / DIS DRIVE: Z / Z DVDD_3P3 | - PINCTRL301 | HDMI I2C Serial Clock Output |
| HDMI_SDA | AK25 | I/O | PULL: DIS / DIS DRIVE: Z / Z DVDD_3P3 | PINCTRL302 | HDMI I2C Serial Data I/O |
| HDMI_CEC | AP25 | I/O | PULL: IPU / IPU DRIVE: H / H DVDD_3P3 | PINCTRL303 | HDMI Consumer Electronics Control I/O |
| HDMI_HPDET | AE24 | I | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | PINCTRL304 | HDMI Hot Plug Detect Input. Signals the connection / removal of an HDMI cable at the connector. |
| HDMI_EXTSWING | AN25 | A | - | - | HDMI Voltage Reference. When HDMI is used, this pin must be connected via an external 5.9K- Ω (±1% tolerance) resistor to V _{SS} . |
| | | | | | When the HDMI PHY is powered down, this pin should be left unconnected. |

I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal.

PULL: A / B, where:

A is the state of the internal pull resistor during POR reset

B is the state of the internal pull resistor after POR and Warm reset are de-asserted and during Warm reset

IPD = Internal Pulldown Enabled, IPU = Internal Pullup Enabled, DIS = Internal Pull Disabled

DRIVE: A / B, where;

A is the driving state of the pin during POR reset

B is the driving state of the pin after POR and Warm reset are de-asserted and during Warm reset

H = Driving High, L = Driving Low, Z = 3-State

For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see Section 4.2.1, Pullup/Pulldown Resistors.



3.2.7 Inter-Integrated Circuit (I2C) Signals

Table 3-8. I2C Terminal Functions

| SIGNAL NAME | NO. | TYPE ⁽¹⁾ | OTHER ⁽²⁾ (3) | MUXED | DESCRIPTION | | |
|-----------------|-----|---------------------|---|-----------------|----------------|--|--|
| NAME NO. I2C0 | | | | | | | |
| 12C[0]_SCL | N32 | I/O | PULL: DIS / DIS DRIVE: Z / Z DVDD_3P3 | - PINCTRL287 | I2C0 Clock I/O | | |
| I2C[0]_SDA | N33 | I/O | PULL: DIS / DIS DRIVE: Z / Z DVDD_3P3 | - PINCTRL288 | I2C0 Data I/O | | |
| | | | | I2C1 | | | |
| 12C[1]_SCL | N34 | I/O | PULL: DIS / DIS DRIVE: Z / Z DVDD_3P3 | - PINCTRL289 | I2C1 Clock I/O | | |
| I2C[1]_SDA | N35 | I/O | PULL: DIS / DIS DRIVE: Z / Z DVDD_3P3 | - PINCTRL290 | I2C1 Data I/O | | |

⁽¹⁾ I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal.

IPD = Internal Pulldown Enabled, IPU = Internal Pullup Enabled, DIS = Internal Pull Disabled

DRIVE: A / B, where;

A is the driving state of the pin during POR reset

B is the driving state of the pin after POR and Warm reset are de-asserted and during Warm reset

H = Driving High, L = Driving Low, Z = 3-State

For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see Section 4.2.1, Pullup/Pulldown Resistors.

PULL: A / B, where:

A is the state of the internal pull resistor during POR reset

B is the state of the internal pull resistor after POR and Warm reset are de-asserted and during Warm reset



3.2.8 Multichannel Audio Serial Port Signals

Table 3-9. McASP0 Terminal Functions

| SIGNAL | | TYPE ⁽¹⁾ | OTHER ⁽²⁾ (3) | MINER | DECODINE |
|---------------------------|------|---------------------|---|-------------------|---|
| NAME | NO. | TYPE | OTHER ⁽²⁾ (3) | MUXED | DESCRIPTION |
| MCA[0]_ACLKR | AK28 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL126 | McASP0 Receive Bit Clock I/O |
| MCA[0]_AHCLKR | AJ27 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL127 | McASP0 Receive High-Frequency Master Clock I/O |
| MCA[0]_AFSR | AG29 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL128 | McASP0 Receive Frame Sync I/O |
| GP0[7]/ MCA[0]_AMUTEIN | H35 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | GP0 PINCTRL298 | McASP0 Mute Input |
| MCA[0]_ACLKX | AH30 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL129 | McASP0 Transmit Bit Clock I/O |
| MCA[0]_AHCLKX | AH31 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL130 | McASP0 Transmit High-Frequency Master Clock I/O |
| MCA[0]_AFSX | AJ31 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL131 | McASP0 Transmit Frame Sync I/O |
| MCA[0]_AMUTE | AJ35 | 0 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL132 | McASP0 Mute Output |
| MCA[0]_AXR[5]/ MCB_DR | AJ37 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | MCB PINCTRL138 | |
| MCA[0]_AXR[4]/ MCB_DX | AJ36 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | MCB PINCTRL137 | |
| MCA[0]_AXR[3]/ MCB_FSR | AJ34 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | MCB PINCTRL136 | Ma A CDO Transpail/Danair in Data 1/On |
| MCA[0]_AXR[2]/ MCB_FSX | AJ33 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | MCB PINCTRL135 | - McASP0 Transmit/Receive Data I/Os |
| MCA[0]_AXR[1] | AJ32 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL134 | |
| MCA[0]_AXR[0] | AK37 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL133 | |

⁽¹⁾ I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal.

PULL: A / B, where:

A is the state of the internal pull resistor during POR reset

B is the state of the internal pull resistor after POR and Warm reset are de-asserted and during Warm reset

IPD = Internal Pulldown Enabled, IPU = Internal Pullup Enabled, DIS = Internal Pull Disabled

DRIVE: A / B, where;

A is the driving state of the pin during POR reset

B is the driving state of the pin after POR and Warm reset are de-asserted and during Warm reset

H = Driving High, L = Driving Low, Z = 3-State

For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see Section 4.2.1, Pullup/Pulldown Resistors.

Specifies the operating I/O supply voltage for each signal.



Table 3-10. McASP1 Terminal Functions

| SIGNAL | | TVDE(1) | OTUED (2) (3) | MUVED | DECODIFICAL |
|--|------|---------------------|---|-------------------------|---|
| NAME | NO. | TYPE ⁽¹⁾ | OTHER ^{(2) (3)} | MUXED | DESCRIPTION |
| MCA[1]_ACLKR | AK36 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL139 | McASP1 Receive Bit Clock I/O |
| MCA[1]_AHCLKR | AL37 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL140 | McASP1 Receive High-Frequency Master Clock I/O |
| MCA[1]_AFSR | AK35 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL141 | McASP1 Receive Frame Sync I/O |
| GP0[6]/ MCA[1]_AMUTEIN/ GPMC_A[23] | G5 | I | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | GP0, GPMC PINCTRL297 | McASP1 Mute Input |
| MCA[1]_ACLKX | AL36 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL142 | McASP1 Transmit Bit Clock I/O |
| MCA[1]_AHCLKX | AM37 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL143 | McASP1 Transmit High-Frequency Master Clock I/O |
| MCA[1]_AFSX | AK34 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL144 | McASP1 Transmit Frame Sync I/O |
| MCA[1]_AMUTE | AK33 | 0 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL145 | McASP1 Mute Output |
| MCA[1]_AXR[1] | AK32 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL147 | McASP1 Transmit/Receive Data I/Os |
| MCA[1]_AXR[0] | AL33 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL146 | MICASP I Transmit/Receive Data I/Os |

⁽¹⁾ I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal.

A is the state of the internal pull resistor during POR reset

B is the state of the internal pull resistor after POR and Warm reset are de-asserted and during Warm reset

IPD = Internal Pulldown Enabled, IPU = Internal Pullup Enabled, DIS = Internal Pull Disabled

DRIVE: A / B, where;

A is the driving state of the pin during POR reset
B is the driving state of the pin after POR and Warm reset are de-asserted **and** during Warm reset

H = Driving High, L = Driving Low, Z = 3-State

For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see Section 4.2.1, Pullup/Pulldown Resistors.

PULL: A / B, where:



Table 3-11. McASP2 Terminal Functions

| SIGNAL | | TYPE ⁽¹⁾ | OTHER ⁽²⁾ (3) | MUXED | DESCRIPTION |
|--------------------------------------|------|---------------------|---|-------------------------|---|
| NAME | NO. | ITPE | OTHER (-) (8) | MIUXED | DESCRIPTION |
| MCA[2]_ACLKR/ MCB_CLKR/ MCB_DR | AL34 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | MCB PINCTRL148 | McASP2 Receive Bit Clock I/O |
| MCA[2]_AHCLKR/ MCB_CLKS | AM34 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | MCB PINCTRL149 | McASP2 Receive High-Frequency Master Clock I/O |
| MCA[2]_AFSR/ MCB_CLKX/ MCB_FSR | AM35 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | MCB PINCTRL150 | McASP2 Receive Frame Sync I/O |
| GP0[5]/ MCA[2]_AMUTEIN/ GPMC_A[24] | G2 | I | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | GP0, GPMC PINCTRL296 | McASP2 Mute Input |
| MCA[2]_ACLKX/ MCB_CLKX | AM36 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | MCB PINCTRL151 | McASP2 Transmit Bit Clock I/O |
| MCA[2]_AHCLKX/ MCB_CLKR | AN36 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | MCB PINCTRL152 | McASP2 Transmit High-Frequency Master Clock I/O |
| MCA[2]_AFSX/ MCB_CLKS/ MCB_FSX | AN35 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | MCB PINCTRL153 | McASP2 Transmit Frame Sync I/O |
| MCA[2]_AMUTE | AP36 | 0 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL154 | McASP2 Mute Output |
| MCA[2]_AXR[1]/ MCB_DX | AR37 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | MCB PINCTRL156 | McASP2 Transmit/Receive Data I/Os |
| MCA[2]_AXR[0] | AR36 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL155 | MICAGE 2 Transmittedelive Data I/Os |

I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal.

DRIVE: A / B, where;

PULL: A / B, where:

A is the state of the internal pull resistor during POR reset

B is the state of the internal pull resistor after POR and Warm reset are de-asserted and during Warm reset

IPD = Internal Pulldown Enabled, IPU = Internal Pullup Enabled, DIS = Internal Pull Disabled

A is the driving state of the pin during POR reset

B is the driving state of the pin after POR and Warm reset are de-asserted and during Warm reset

H = Driving High, L = Driving Low, Z = 3-State

For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see Section 4.2.1, Pullup/Pulldown Resistors.



3.2.9 Multichannel Buffered Serial Port Signals

Table 3-12. McBSP Terminal Functions

| SIGNAL | | TYPE ⁽¹⁾ | OTHER ⁽²⁾ (3) | MUVED | DESCRIPTION |
|--------------------------------------|------|---------------------|---|---------------------------|--------------------------------|
| NAME | NO. | TYPE | OTHER (-) (-) | MUXED | DESCRIPTION |
| MCA[2]_ACLKR/ MCB_CLKR/ MCB_DR | AL34 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | MCA[2], MCB PINCTRL148 | McBSP Receive Clock I/O |
| MCA[2]_AHCLKX/ MCB_CLKR | AN36 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | MCA[2] PINCTRL152 | WICEST Receive Clock I/O |
| MCA[0]_AXR[3]/ MCB_FSR | AJ34 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | MCA[0] PINCTRL136 | - McBSP Receive Frame Sync I/O |
| MCA[2]_AFSR/ MCB_CLKX/ MCB_FSR | AM35 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | MCA[2], MCB PINCTRL150 | MICEST Receive Flame Sync I/O |
| MCA[0]_AXR[5]/ MCB_DR | AJ37 | I | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | MCA[0] PINCTRL138 | McRSD Possive Data Input |
| MCA[2]_ACLKR/ MCB_CLKR/ MCB_DR | AL34 | I | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | MCA[2], MCB PINCTRL148 | McBSP Receive Data Input |
| MCA[2]_AFSR/ MCB_CLKX/ MCB_FSR | AM35 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | MCA[2], MCB PINCTRL150 | MoDCD Transport Clark I/O |
| MCA[2]_ACLKX/ MCB_CLKX | AM36 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | MCA[2] PINCTRL151 | - McBSP Transmit Clock I/O |
| MCA[0]_AXR[2]/ MCB_FSX | AJ33 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | MCA[0] PINCTRL135 | MoDCD Transmit Frame Circa I/O |
| MCA[2]_AFSX/ MCB_CLKS/ MCB_FSX | AN35 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | MCA[2], MCB PINCTRL153 | McBSP Transmit Frame Sync I/O |
| MCA[0]_AXR[4]/ MCB_DX | AJ36 | 0 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | MCA[0] PINCTRL137 | MoDSD Transmit Data Output |
| MCA[2]_AXR[1]/ MCB_DX | AR37 | 0 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | MCA[2] PINCTRL156 | McBSP Transmit Data Output |
| MCA[2]_AHCLKR/ MCB_CLKS | AM34 | I | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | MCA[2] PINCTRL149 | Mapon Course Cleak Input |
| MCA[2]_AFSX/ MCB_CLKS/ MCB_FSX | AN35 | I | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | MCA[2], MCB PINCTRL153 | McBSP Source Clock Input |

⁽¹⁾ I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal.

PULL: A / B, where:

A is the state of the internal pull resistor during POR reset

B is the state of the internal pull resistor after POR and Warm reset are de-asserted and during Warm reset

IPD = Internal Pulldown Enabled, IPU = Internal Pullup Enabled, DIS = Internal Pull Disabled

DRIVE: A / B, where;

A is the driving state of the pin during POR reset

B is the driving state of the pin after POR and Warm reset are de-asserted and during Warm reset

H = Driving High, L = Driving Low, Z = 3-State

For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see Section 4.2.1, Pullup/Pulldown Resistors.

Specifies the operating I/O supply voltage for each signal.



3.2.10 Oscillator/Phase-Locked Loop (PLL) Signals

Table 3-13. Oscillator/PLL and Clock Generator Terminal Functions

| SIGNAL NAME | NO. | TYPE ⁽¹⁾ | OTHER ⁽²⁾ (3) | MUXED | DESCRIPTION |
|-----------------------|-----|---------------------|---|-----------------|---|
| | | | CLOCK | GENERATOR | |
| CLKOUT | F1 | 0 | PULL: IPU / DIS DRIVE: L / L DVDD_3P3 | - PINCTRL320 | Device Clock output. Can be used as a system clock for other devices |
| | | | OSCIL | LATOR/PLL | |
| DEV_MXI/ DEV_CLKIN | A19 | I | DIS DEV_DVDD18 | - | Device Crystal input. Crystal connection to internal oscillator for system clock. Functions as CLKINDEV clock input when an <i>external</i> oscillator is used. |
| DEV_MXO | C19 | 0 | DIS DEV_DVDD18 | - | Device Crystal output. Crystal connection to internal oscillator for system clock. When device oscillator is BYPASSED, leave this pin unconnected. |
| DEVOSC_DVDD18 | E19 | S | - | - | 1.8 V Power Supply for Device (DEV) Oscillator. If the internal oscillator is bypassed, DEVOSC_DVDD18 should still be connected to the 1.8-V power supply. |
| DEVOSC_VSS | B19 | GND | - | - | Supply Ground for DEV Oscillator. If the internal oscillator is bypassed, DEVOSC_VSS should be connected to ground (VSS). |
| CLKIN32 | H37 | I | PULL: IPU / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL321 | RTC Clock input. Optional 32.768 kHz clock for RTC reference. If this pin is not used, it should be held low. |

⁽¹⁾ I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal.

Submit Documentation Feedback

PULL: A / B, where:

A is the state of the internal pull resistor during POR reset

B is the state of the internal pull resistor after POR and Warm reset are de-asserted **and** during Warm reset IPD = Internal Pullup Enabled, IPU = Internal Pullup Enabled, DIS = Internal Pull Disabled

DRIVE: A / B, where;

A is the driving state of the pin during POR reset

B is the driving state of the pin after POR and Warm reset are de-asserted and during Warm reset

H = Driving High, L = Driving Low, Z = 3-State

For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see Section 4.2.1, Pullup/Pulldown Resistors.



3.2.11 Peripheral Component Interconnect Express (PCIe) Signals

Table 3-14. PCle Terminal Functions

| SIGNAL | | TYPE ⁽¹⁾ | OTHER (2) | DESCRIPTION | | |
|-------------|------|---------------------|-----------|--|--|--|
| NAME | NO. | TIFE | OTHER | DESCRIPTION | | |
| PCIE_TXP0 | AB31 | 0 | | PCIE Transmit Data Lane 0. | | |
| PCIE_TXN0 | AB30 | 0 | VDDR_PCIE | When the PCIe SERDES are powered down, or if this lane is not used, these pins should be left unconnected. | | |
| PCIE_RXP0 | Y29 | I | | PCIE Receive Data Lane 0. | | |
| PCIE_RXN0 | V29 | 1 | VDDR_PCIE | When the PCIe SERDES are powered down, or if this lane is not used, these pins should be left unconnected. | | |
| PCIE_TXP1 | Y27 | 0 | | PCIE Transmit Data Lane 1. | | |
| PCIE_TXN1 | AB28 | 0 | VDDR_PCIE | When the PCIe SERDES are powered down, or if this lane is not used, these pins should be left unconnected. | | |
| PCIE_RXP1 | V31 | I | | PCIE Receive Data Lane 1. | | |
| PCIE_RXN1 | V30 | 1 | VDDR_PCIE | When the PCIe SERDES are powered down, or if this lane is not used, these pins should be left unconnected. | | |
| SERDES_CLKP | AB34 | I | VDD_LJCB | PCIE Serdes Reference Clock Inputs. Shared between PCI Express and | | |
| SERDES_CLKN | AB33 | I | VDD_LJCB | Serial ATA. When neither PCI Express nor Serial ATA are used, these pins should be left unconnected. | | |

 ⁽¹⁾ I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal.
 (2) Specifies the operating I/O supply voltage for each signal.

82



3.2.12 Reset, Interrupts, and JTAG Interface Signals

Table 3-15. RESET, Interrupts, and JTAG Terminal Functions

| SIGNAL | | (4) | (2) (2) | | | | | | |
|-----------|------------------|---------------------|---|-----------------|--|--|--|--|--|
| NAME | NO. | TYPE ⁽¹⁾ | OTHER ⁽²⁾ (3) | MUXED | DESCRIPTION | | | | |
| RESET | | | | | | | | | |
| RESET | G33 | I | PULL: IPD / IPU DRIVE: Z / Z DVDD_3P3 | - PINCTRL316 | Device Reset input | | | | |
| POR | F37 | I | IPU DVDD_3P3 | - | Power-On Reset input | | | | |
| RSTOUT | G37 | 0 | PULL: DIS / DIS DVDD_3P3 | - PINCTRL318 | Reset output For more detailed information on RSTOUT pin behavior, see Section 7.2.13 | | | | |
| | | | INT | ERRUPTS | | | | | |
| NMI | G36 | I | PULL: IPD / IPU DRIVE: Z / Z DVDD_3P3 | - PINCTRL317 | External active low maskable interrupt | | | | |
| GP0[31:3] | see Table 3-5 | I/O | see NOTE | - | Interrupt-capable general-purpose I/Os NOTE: All pins are multiplexed with other pin functions. For muxing and internal pullup/pulldown/disable details, see Table 3-5, GPIO Terminal Functions. | | | | |
| GP1[31:0] | see Table 3-5 | I/O | see NOTE | - | Interrupt-capable general-purpose I/Os NOTE: All pins are multiplexed with other pin functions. For muxing and internal pullup/pulldown/disable details, see Table 3-5, GPIO Terminal Functions. | | | | |
| | | | | JTAG | | | | | |
| TCLK | J37 | I | PULL: IPU / IPU DRIVE: H / H DVDD_3P3 | PINCTRL305 | JTAG test clock input | | | | |
| RTCK | J36 | 0 | PULL: IPD / DIS DRIVE: L / H DVDD_3P3 | PINCTRL306 | JTAG return clock output | | | | |
| TDI | J34 | I | PULL: IPU / IPU DRIVE: H / H DVDD_3P3 | - PINCTRL307 | JTAG test data input | | | | |
| TDO | N30 | 0 | PULL: IPD / DIS DRIVE: Z / Z DVDD_3P3 | - PINCTRL308 | JTAG test port data output | | | | |
| TMS | N31 | I | PULL: IPU / IPU DRIVE: Z / Z DVDD_3P3 | PINCTRL309 | JTAG test port mode select input. For proper operation, <i>do not</i> oppose the IPU on this pin. | | | | |
| TRST | K36 | I | PULL: IPD / IPD DRIVE: L / L DVDD_3P3 | - PINCTRL310 | JTAG test port reset input | | | | |
| EMU4 | M37 | I/O | PULL: IPU / IPU DRIVE: Z / Z DVDD_3P3 | - PINCTRL315 | Emulator pin 4 | | | | |

⁽¹⁾ I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal.

⁽²⁾ PULL: A / B, where:

A is the state of the internal pull resistor during POR reset

B is the state of the internal pull resistor after \overline{POR} and Warm reset are de-asserted **and** during Warm reset IPD = Internal Pullup Enabled, DIS = Internal Pull Disabled

DRIVE: A / B, where;

A is the driving state of the pin during POR reset

B is the driving state of the pin after POR and Warm reset are de-asserted **and** during Warm reset

H = Driving High, L = Driving Low, Z = 3-State

For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see Section 4.2.1, *Pullup/Pulldown Resistors*.

⁽³⁾ Specifies the operating I/O supply voltage for each signal.



Table 3-15. RESET, Interrupts, and JTAG Terminal Functions (continued)

| SIGNAL NAME | NO. | TYPE ⁽¹⁾ | OTHER ⁽²⁾ (3) | MUXED | DESCRIPTION |
|----------------|-----|---------------------|---|-----------------|----------------|
| EMU3 | M36 | I/O | PULL: IPU / IPU DRIVE: Z / Z DVDD_3P3 | - PINCTRL314 | Emulator pin 3 |
| EMU2 | L37 | I/O | PULL: IPU / IPU DRIVE: Z / Z DVDD_3P3 | - PINCTRL313 | Emulator pin 2 |
| EMU1 | L36 | I/O | PULL: IPU / IPU DRIVE: Z / Z DVDD_3P3 | - PINCTRL312 | Emulator pin 1 |
| EMU0 | J35 | I/O | PULL: IPU / IPU DRIVE: Z / Z DVDD_3P3 | - PINCTRL311 | Emulator pin 0 |



3.2.13 Secure Digital/Secure Digital Input Output (SD/SDIO) Signals

Table 3-16. SD/SDIO Terminal Functions

| SIGNAL | | TYPE ⁽¹⁾ | OTHER ⁽²⁾ (3) | MUXED | DESCRIPTION |
|---|-----|---------------------|---|-------------------------|---|
| NAME | NO. | ITPE' | OTHER | MIUXED | DESCRIPTION |
| SD_CLK/ GPMC_A[13]/ GP1[1] | U2 | 0 | PULL: IPD / DIS DRIVE: L / L DVDD_3P3 | GPMC, GP1 PINCTRL158 | SD Clock output |
| SD_CMD/ GPMC_A[21]/ GP1_[2] | U3 | 0 | PULL: IPD / DIS DRIVE: Z / Z DVDD_3P3 | GPMC, GP1 PINCTRL159 | SD Command output |
| SD_DAT[0] / GPMC_A[20]/ GP1[3] | U1 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | GPMC, GP1 PINCTRL160 | SD Data0 I/O. Functions as data bit 0 for 4-bit SD mode and single data bit for 1-bit SD mode. |
| SD_DAT[1]_SDIRQ/ GPMC_A[19]/ GP1[4] | T1 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | GMPC, GP1 PINCTRL161 | SD Data1 I/O. Functions as data bit 1 for 4-bit SD mode and as an IRQ input for 1-bit SD mode |
| SD_DAT[2]_SDRW/ GPMC_A[18]/ GP1[5] | T2 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | GPMC, GP1 PINCTRL162 | SD Data2 I/O. Functions as data bit 2 for 4-bit SD mode and as a Read Wait input for 1-bit SD mode. |
| SD_DAT[3] / GPMC_A[17]/ GP1[6] | T13 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | GPMC, GP1 PINCTRL163 | SD Data3 I/O. Functions as data bit 3 for 4-bit SD mode. |
| SD_POW/ GPMC_A[14]/ GP1[0] | U4 | 0 | PULL: IPD / DIS DRIVE: L / L DVDD_3P3 | GPMC, GP1 PINCTRL157 | SD Card Power Enable output |
| SD_SDCD/ GPMC_A[16]/ GP1[7] | R13 | ı | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | GPMC, GP1 PINCTRL164 | SD Card Detect input |
| SD_SDWP/ GPMC_A[15]/ GP1[8] | R5 | I | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | GMC, GP1 PINCTRL165 | SD Card Write Protect input |

I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal.

DRIVE: A / B, where;

PULL: A / B, where:

A is the state of the internal pull resistor during POR reset

B is the state of the internal pull resistor after POR and Warm reset are de-asserted and during Warm reset

IPD = Internal Pulldown Enabled, IPU = Internal Pullup Enabled, DIS = Internal Pull Disabled

A is the driving state of the pin during POR reset
B is the driving state of the pin after POR and Warm reset are de-asserted **and** during Warm reset

H = Driving High, L = Driving Low, Z = 3-State

For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see Section 4.2.1, Pullup/Pulldown Resistors.



3.2.14 Serial ATA Signals

NOTE

Serial ATA pins J32 and J33 have a different naming convention and functionality for silicon revision 1.x devices and silicon revision 2.x devices. These pins are listed separately in Table 3-18.

Table 3-17. Serial ATA Terminal Functions

| SIGNAL | | TYPE ⁽¹⁾ | OTHER ⁽²⁾ (3) | MUVED | DESCRIPTION |
|-------------|------|---------------------|--------------------------|-------|---|
| NAME | NO. | ITPE | OTHER (-) | MUXED | DESCRIPTION |
| SATA_TXN0 | T31 | 0 | - VDDR_SATA | - | Serial ATA Data Transmit for disk 0. |
| SATA_TXP0 | T32 | 0 | - VDDR_SATA | - | When the SATA SERDES are powered down, these pins should be left unconnected. |
| SATA_TXN1 | U33 | 0 | - VDDR_SATA | - | Serial ATA Data Transmit for disk 1. |
| SATA_TXP1 | V33 | 0 | - VDDR_SATA | - | When the SATA SERDES are powered down, these pins should be left unconnected. |
| SATA_RXN0 | V37 | 1 | - VDDR_SATA | - | Serial ATA Data Receive for disk 0. |
| SATA_RXP0 | V36 | I | - VDDR_SATA | ı | When the SATA SERDES are powered down, these pins should be left unconnected. |
| SATA_RXN1 | V35 | 1 | - VDDR_SATA | - | Serial ATA Data Receive for disk 1. |
| SATA_RXP1 | W35 | 1 | - VDDR_SATA | - | When the SATA SERDES are powered down, these pins should be left unconnected. |
| SERDES_CLKP | AB34 | I | - VDD_LJCB | - | PCIE Serdes Reference Clock Input. Shared between |
| SERDES_CLKN | AB33 | I | - VDD_LJCB | - | PCI Express and Serial ATA. |

I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal.

DRIVE: A / B, where;

PULL: A / B, where:

A is the state of the internal pull resistor during POR reset

B is the state of the internal pull resistor after POR and Warm reset are de-asserted and during Warm reset

IPD = Internal Pulldown Enabled, IPU = Internal Pullup Enabled, DIS = Internal Pull Disabled

A is the driving state of the pin during $\overline{\text{POR}}$ reset

B is the driving state of the pin after POR and Warm reset are de-asserted and during Warm reset

H = Driving High, L = Driving Low, Z = 3-State
For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see Section 4.2.1, Pullup/Pulldown Resistors.



Table 3-18. Serial ATA [Pins J32, J33] Terminal Functions

| SIGNAL | | TYPE ⁽¹⁾ | TYPE ⁽¹⁾ OTHER ⁽²⁾ (3) MUXED | DESCRIPTION | |
|---------------------------|-----|---------------------|--|-------------------|---------------------------------------|
| NAME | NO. | ITPE | OTHER (-) (8) | MUXED | DESCRIPTION |
| Silicon Revision 1.x | | | | | |
| GP1[30]/ SATA_ACT0_LED | J32 | 0 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | GP1 PINCTRL299 | Serial ATA disk 0 Activity LED output |
| GP1[31]/ SATA_ACT1_LED | J33 | 0 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | GP1 PINCTRL300 | Serial ATA disk 1 Activity LED output |
| Silicon Revision 2.x | | | | | |
| GP1[30]/ SATA_ACT1_LED | J32 | 0 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | GP1 PINCTRL299 | Serial ATA disk 1 Activity LED output |
| GP1[31]/ SATA_ACT0_LED | J33 | 0 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | GP1 PINCTRL300 | Serial ATA disk 0 Activity LED output |

⁽¹⁾ I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal.

DRIVE: A / B, where;

A is the driving state of the pin during POR reset

B is the driving state of the pin after POR and Warm reset are de-asserted and during Warm reset

H = Driving High, L = Driving Low, Z = 3-State

For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see Section 4.2.1, Pullup/Pulldown Resistors.

(3) Specifies the operating I/O supply voltage for each signal.

Submit Documentation Feedback

⁽²⁾ PULL: A / B, where:

A is the state of the internal pull resistor during POR reset

B is the state of the internal pull resistor after POR and Warm reset are de-asserted and during Warm reset IPD = Internal Pulldown Enabled, IPU = Internal Pullup Enabled, DIS = Internal Pull Disabled



3.2.15 Serial Peripheral Digital Interconnect Format (SPI) Signals

Table 3-19. SPI Terminal Functions

| SIGNAL | | TYPE ⁽¹⁾ | TVDE(1) OTHER(2) (3) | MUVED | DESCRIPTION |
|---|-----|---------------------|---|-------------------------|--|
| NAME | NO. | IYPE | OTHER ^{(2) (3)} | MUXED | DESCRIPTION |
| SPI_SCLK | R2 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL166 | SPI Clock I/O |
| SPI_SCS[3] / GPMC_A[21]/ GP1[22] | P1 | I/O | PULL: DIS / IPU DRIVE: Z / Z DVDD_3P3 | GPMC, GP1 PINCTRL170 | |
| SPI_SCS[2] / GPMC_A[22] | P3 | I/O | PULL: DIS / IPU DRIVE: Z / Z DVDD_3P3 | GPMC PINCTRL169 | CDI Chip Colort I/O |
| SPI_SCS[1] / GPMC_A[23] | P2 | I/O | PULL: DIS / IPU DRIVE: Z / Z DVDD_3P3 | GPMC PINCTRL168 | SPI Chip Select I/O |
| SPI_SCS[0] | R1 | I/O | PULL: DIS / IPU DRIVE: Z / Z DVDD_3P3 | - PINCTRL167 | |
| SPI_D[1] | P13 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | PINCTRL172 | SPI Data I/O. Can be configured as either MISO or MOSI |
| SPI_D[0] | N11 | I/O | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL171 | |

I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal.

A is the state of the internal pull resistor during POR reset

B is the state of the internal pull resistor after POR and Warm reset are de-asserted and during Warm reset

IPD = Internal Pulldown Enabled, IPU = Internal Pullup Enabled, DIS = Internal Pull Disabled

DRIVE: A / B, where;

A is the driving state of the pin during POR reset

B is the driving state of the pin after POR and Warm reset are de-asserted and during Warm reset

H = Driving High, L = Driving Low, Z = 3-State

For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see Section 4.2.1, Pullup/Pulldown Resistors.

PULL: A / B, where:



3.2.16 Timer Signals

Table 3-20. Timer Terminal Functions

| SIGNA | L | TYPE ⁽¹⁾ | OTHER ⁽²⁾ (3) | MUXED | DECORPTION | | | | | |
|--|-----------------|---------------------|---|-------------------------|--|--|--|--|--|--|
| NAME | NO. | ITPE | OTHER! | MIUXED | DESCRIPTION | | | | | |
| General-Purpose Timers7-1 and Watchdog Timer | | | | | | | | | | |
| GP0[3]/ TCLKIN | J31 | I | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | GP0 PINCTRL294 | Timer external clock input | | | | | |
| | | • | | Timer7 | | | | | | |
| TIM7_OUT/ GPMC_A[12]/ GP0[31] | G1 | I/O | PULL: IPD / IPD DRIVE: L / L DVDD_3P3 | GPMC, GP0 PINCTRL206 | Timer7 capture event input or PWM output | | | | | |
| | | | , | Timer6 | | | | | | |
| TIM6_OUT/ GPMC_A[24]/ GP0[30] | H1 | I/O | PULL: IPD / IPD DRIVE: L / L DVDD_3P3 | GPMC, GP0 PINCTRL205 | Timer6 capture event input or PWM output | | | | | |
| | | | | Timer5 | | | | | | |
| TIM5_OUT/ GP0[29] | H34 | I/O | PULL: IPD / IPD DRIVE: L / L DVDD_3P3 | GP0 PINCTRL204 | Timer5 capture event input or PWM output | | | | | |
| | | • | | Timer4 | | | | | | |
| TIM4_OUT/ GP0[28] | H33 | I/O | PULL: IPD / IPD DRIVE: L / L DVDD_3P3 | GP0 PINCTRL203 | Timer4 capture event input or PWM output | | | | | |
| | | | Т | imer3-1 | | | | | | |
| There are no externa | I pins on these | timers for t | his device. | | | | | | | |
| | Watchdog Timer | | | | | | | | | |
| WD_OUT | H36 | 0 | PULL: IPU / IPU DRIVE: H / L DVDD_3P3 | - PINCTRL319 | Watchdog timer event output | | | | | |

I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal.

DRIVE: A / B, where;

PULL: A / B, where:

A is the state of the internal pull resistor during POR reset

B is the state of the internal pull resistor after POR and Warm reset are de-asserted **and** during Warm reset

IPD = Internal Pulldown Enabled, IPU = Internal Pullup Enabled, DIS = Internal Pull Disabled

A is the driving state of the pin during POR reset

B is the driving state of the pin after POR and Warm reset are de-asserted and during Warm reset

H = Driving High, L = Driving Low, Z = 3-State
For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see Section 4.2.1, Pullup/Pulldown Resistors.



3.2.17 Universal Asynchronous Receiver/Transmitter (UART) Signals

Table 3-21. UARTO Terminal Functions

| SIGNAL | | TYPE ⁽¹⁾ | OTHER ⁽²⁾ (3) | | DECODINE |
|--|-----|---------------------|---|-------------------------|---|
| NAME | NO. | TYPE | OTHER (-) (e) | MUXED | DESCRIPTION |
| UARTO_RXD | N10 | I | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL173 | UARTO Receive Data Input. Functions as IrDA receive input in IrDA modes and CIR receive input in CIR mode. |
| UARTO_TXD | N8 | 0 | PULL: IPD / DIS DRIVE: L / H DVDD_3P3 | - PINCTRL174 | UART0 Transmit Data Output. Functions as transmit output in CIR and IrDA modes. |
| UARTO_RTS / GP1[27] | N9 | 0 | PULL: IPU / DIS DRIVE: H / H DVDD_3P3 | GP1 PINCTRL175 | UARTO Request to Send Output. Indicates module is ready to receive data. Functions as SD output in IrDA mode. |
| UARTO_CTS / GP1[28] | N7 | I | PULL: IPU / IPU DRIVE: Z / Z DVDD_3P3 | GP1 PINCTRL176 | UART0 Clear to Send Input. Has no function in IrDA and CIR modes. |
| WARTO_DTR / GPMC_A[20]/ GPMC_A[12]/ GP1[16] | N6 | 0 | PULL: IPU / DIS DRIVE: H / H DVDD_3P3 | GPMC, GP1 PINCTRL177 | UART0 Data Terminal Ready Output |
| UARTO_DSR / GPMC_A[19]/ GPMC_A[24]/ GP1[17] | N4 | I | PULL: IPU / IPU DRIVE: Z / Z DVDD_3P3 | GPMC, GP1 PINCTRL178 | UART0 Data Set Ready Input |
| WARTO_DCD / GPMC_A[18]/ GPMC_A[23]/ GP1[18] | N5 | I | PULL: IPU / IPU DRIVE: Z / Z DVDD_3P3 | GPMC, GP1 PINCTRL179 | UARTO Data Carrier Detect Input |
| UART0_RIN/ GPMC_A[17]/ GPMC_A[22]/ GP1[19] | N3 | I | PULL: IPU / IPU DRIVE: Z / Z DVDD_3P3 | GPMC, GP1 PINCTRL180 | UART0 Ring Indicator Input |

⁽¹⁾ I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal.

PULL: A / B, where:

A is the state of the internal pull resistor during POR reset

B is the state of the internal pull resistor after POR and Warm reset are de-asserted and during Warm reset

IPD = Internal Pulldown Enabled, IPU = Internal Pullup Enabled, DIS = Internal Pull Disabled

DRIVE: A / B, where;

A is the driving state of the pin during POR reset

B is the driving state of the pin after POR and Warm reset are de-asserted **and** during Warm reset H = Driving High, L = Driving Low, Z = 3-State

For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see Section 4.2.1, Pullup/Pulldown Resistors.



Table 3-22. UART1 Terminal Functions

| SIGNAL | SIGNAL | | OTHER ⁽²⁾ (3) | MUXED | DESCRIPTION |
|--|--------|---------------------|---|-------------------------|---|
| NAME | NO. | TYPE ⁽¹⁾ | OTHER | MIOXED | DESCRIPTION |
| UART1_RXD/ GPMC_A[26]/ GPMC_A[20] | N1 | I | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | GPMC PINCTRL181 | UART1 Receive Data Input. Functions as IrDA receive input in IrDA modes and CIR receive input in CIR mode. |
| UART1_TXD/ GPMC_A[25]/ GPMC_A[19] | N2 | 0 | PULL: IPD / DIS DRIVE: L / H DVDD_3P3 | GPMC PINCTRL182 | UART1 Transmit Data Output. Functions as transmit output in CIR and IrDA modes. |
| WART1_RTS / GPMC_A[14]/ GPMC_A[18]/ GP1[25] | M2 | 0 | PULL: IPU / DIS DRIVE: H / H DVDD_3P3 | GPMC, GP1 PINCTRL183 | UART1 Request to Send Output. Indicates module is ready to receive data. Functions as SD output in IrDA mode. |
| WART1_CTS / GPMC_A[13]/ GPMC_A[17]/ GP1[26] | L3 | I/O | PULL: IPU / IPU DRIVE: Z / Z DVDD_3P3 | GPMC, GP1 PINCTRL184 | UART1 Clear to Send Input. Has no function in IrDA and CIR modes. |

⁽¹⁾ I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal.

A is the state of the internal pull resistor during POR reset

B is the state of the internal pull resistor after POR and Warm reset are de-asserted and during Warm reset

IPD = Internal Pulldown Enabled, IPU = Internal Pullup Enabled, DIS = Internal Pull Disabled

DRIVE: A / B, where;

A is the driving state of the pin during POR reset

B is the driving state of the pin after POR and Warm reset are de-asserted and during Warm reset

H = Driving High, L = Driving Low, Z = 3-State

For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see Section 4.2.1, Pullup/Pulldown Resistors.

⁽²⁾ PULL: A / B, where:



Table 3-23. UART2 Terminal Functions

| SIGNAL | | TYPE ⁽¹⁾ | TYPE ⁽¹⁾ OTHER ⁽²⁾ (3) | MUXED | DESCRIPTION |
|--|-----|---------------------|--|-------------------------|---|
| NAME | NO. | IIFE\/ | OTHER | WIOXED | DESCRIPTION |
| UART2_RXD | M1 | I | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL185 | UART2 Receive Data Input. Functions as IrDA receive input in IrDA modes and CIR receive input in CIR mode. |
| UART2_TXD | L2 | 0 | PULL: IPD / IPD DRIVE: L / H DVDD_3P3 | - PINCTRL186 | UART2 Transmit Data Output. Functions as transmit output in CIR and IrDA modes. |
| UART2_RTS / GPMC_A[15]/ GPMC_A[26]/ GP1[23] | L9 | 0 | PULL: IPU / DIS DRIVE: H / H DVDD_3P3 | GPMC, GP1 PINCTRL187 | UART2 Request to Send Output. Indicates module is ready to receive data. Functions as SD output in IrDA mode. |
| WART2_CTS / GPMC_A[16]/ GPMC_A[25]/ GP1[24] | K7 | I/O | PULL: IPU / IPU DRIVE: Z / Z DVDD_3P3 | GPMC, GP1 PINCTRL188 | UART2 Clear to Send Input. Has no function in IrDA and CIR modes. |

⁽¹⁾ I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal.

A is the state of the internal pull resistor during POR reset

B is the state of the internal pull resistor after POR and Warm reset are de-asserted and during Warm reset

IPD = Internal Pulldown Enabled, IPU = Internal Pullup Enabled, DIS = Internal Pull Disabled

DRIVE: A / B, where;

A is the driving state of the pin during POR reset

B is the driving state of the pin after POR and Warm reset are de-asserted and during Warm reset

H = Driving High, L = Driving Low, Z = 3-State

For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see Section 4.2.1, Pullup/Pulldown Resistors.

⁽²⁾ PULL: A / B, where:



3.2.18 Universal Serial Bus (USB) Signals

Table 3-24. USB Terminal Functions

| SIGNAL | | TYPE ⁽¹⁾ | OTHER ⁽²⁾ (3) | MUVED | DECODIFICAL | | | | |
|---------------|-------|---------------------|---|-----------------|---|--|--|--|--|
| NAME | NO. | IYPE | OTHER (-) (0) | MUXED | DESCRIPTION | | | | |
| USB0 | | | | | | | | | |
| USB0_DP | P37 | A I/O | - | - | USB0 bidirectional Data Differential signal pair [positive/negative]. | | | | |
| USB0_DN | P36 | A I/O | - | - | When the USB0 PHY is powered down, these pins should be left unconnected. | | | | |
| USB0_R1 | N37 | АО | - | - | USB0 current reference output. When the USB0 peripheral is used, this pin must be connected via a $44.2-\Omega \pm 1\%$ resistor to VSS. | | | | |
| | | | | | When the USB0 PHY is powered down, this pin should be left unconnected. | | | | |
| USB0_DRVVBUS | P35 | 0 | PULL: IPD / IPD DRIVE: L / L DVDD 3P3 | - PINCTRL322 | When this pin is used as USB0_DRVVBUS and the USB0 Controller is operating as a Host, this signal is used by the USB0 Controller to enable the external VBUS charge pump. | | | | |
| | | | DVDD_01 0 | | When the USB0 PHY is powered down, this pin should be left unconnected. | | | | |
| VDD_USB0_VBUS | N36 I | 1 | - | - | USB0 VBUS input (5 V). The voltage level on this pin is sampled to determine session status. | | | | |
| | | | | | When the USB0 PHY is powered down, this pin should be left unconnected. | | | | |
| | | | | USB1 | | | | | |
| USB1_DP | R37 | A I/O | - | - | USB1 bidirectional Data Differential signal pair [positive/negative]. | | | | |
| USB1_DN | R36 | A I/O | - | - | When the USB1 PHY is powered down, these pins should be left unconnected. | | | | |
| USB1_R1 | T37 | АО | - | - | USB1 current reference output. When the USB1 peripheral is used, this pin must be connected via a $44.2-\Omega \pm 1\%$ resistor to VSS. | | | | |
| | | | | | When the USB1 PHY is powered down, this pin should be left unconnected. | | | | |
| USB1_DRVVBUS | R35 | 0 | PULL: IPD / IPD DRIVE: L / L DVDD 3P3 | - PINCTRL323 | When this pin is used as USB1_DRVVBUS and the USB1 Controller is operating as a Host, this signal is used by the USB1 Controller to enable the external VBUS charge pump. | | | | |
| | | | D V D D _ 51 5 | | When the USB1 PHY is powered down, this pin should be left unconnected. | | | | |
| VDD_USB1_VBUS | T36 | ı | - | - | USB1 VBUS input (5 V). The voltage level on this pin is sampled to determine session status. | | | | |
| | | | | | When the USB1 PHY is powered down, this pin should be left unconnected. | | | | |

⁽¹⁾ I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal.

DRIVE: A / B, where;

⁽²⁾ PULL: A / B, where:

A is the state of the internal pull resistor during POR reset

B is the state of the internal pull resistor after POR and Warm reset are de-asserted and during Warm reset

IPD = Internal Pulldown Enabled, IPU = Internal Pullup Enabled, DIS = Internal Pull Disabled

A is the driving state of the pin during POR reset

B is the driving state of the pin after POR and Warm reset are de-asserted and during Warm reset

H = Driving High, L = Driving Low, Z = 3-State

For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see Section 4.2.1, Pullup/Pulldown Resistors.

⁽³⁾ Specifies the operating I/O supply voltage for each signal.



3.2.19 Video Input Signals

Table 3-25. Video Input 0 Terminal Functions

| SIGNAL | | ->(1) | (2) (3) | | |
|---|------|---------------------|---|----------------------------------|--|
| NAME | NO. | TYPE ⁽¹⁾ | OTHER ⁽²⁾ (3) | MUXED | DESCRIPTION |
| VIN[0]A_CLK | AR14 | I | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL83 | Video Input 0 Port A Clock input. Input clock for 8-bit, 16-bit, or 24-bit Port A video capture. |
| VIN[0]B_CLK | AR19 | I | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL84 | Video Input 0 Port B Clock input. Input clock for 8-bit Port B video capture. This signal is not used in 16-bit and 24-bit capture modes. |
| VIN[0]A_D[23]/ VIN[0]B_HSYNC | AT2 | 1 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VIN[0]B PINCTRL15 | |
| VIN[0]A_D[22]/ VIN[0]B_VSYNC | AR2 | I | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VIN[0]B PINCTRL14 | |
| VIN[0]A_D[21]/ VIN[0]B_FLD | AU4 | I | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VIN[0]B PINCTRL13 | |
| VIN[0]A_D[20]/ VIN[0]B_DE | AN3 | I | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VIN[0]B PINCTRL12 | Video Input 0 Port A Data inputs. For 16-bit capture, |
| VIN[0]A_D[19]/ VIN[1]A_DE[0]/ VOUT[1]_C[9] | AK4 | I | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VIN[1]A, VOUT[1] PINCTRL25 | D[7:0] are Cb/Cr and [15:8] are Y Port A inputs. For 8-bit capture, D[7:0] are Port A YCbCr data inputs and D[15:8] are Port B YCbCr data inputs. For RGB capture, D[23:16] are R, D[15:8] are G, and D[7:0] are |
| VIN[0]A_D[18]/ VIN[1]A_FLD/ VOUT[1]_C[8] | AK5 | 1 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VIN[1]A, VOUT[1] PINCTRL24 | B data inputs. |
| VIN[0]A_D[17]/ VIN[1]A_VSYNC/ VOUT[1]_VSYNC (silicon revision 1.x) DAC_VOUT[1]_VSYNC (silicon revision 2.x) | AL5 | I | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VIN[1]A, VOUT[1] PINCTRL23 | |
| VIN[0]A_D[16]/ VIN[1]A_HSYNC/ VOUT[1]_FLD | AT5 | I | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VIN[1]A, VOUT[1] PINCTRL22 | |

(2) PULL: A / B, where:

A is the state of the internal pull resistor during POR reset

B is the state of the internal pull resistor after POR and Warm reset are de-asserted and during Warm reset

IPD = Internal Pulldown Enabled, IPU = Internal Pullup Enabled, DIS = Internal Pull Disabled DRIVE: A / B, where;

A is the driving state of the pin during POR reset

B is the driving state of the pin after POR and Warm reset are de-asserted and during Warm reset

H = Driving High, L = Driving Low, Z = 3-State

For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see Section 4.2.1, Pullup/Pulldown Resistors.

Specifies the operating I/O supply voltage for each signal. (3)

Device Pins

⁽¹⁾ I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal.



Table 3-25. Video Input 0 Terminal Functions (continued)

| SIGNAL | | TYPE ⁽¹⁾ | OTHER ⁽²⁾ (3) | MUVED | DESCRIPTION |
|---------------------------------|------|---------------------|---|----------------------|---|
| NAME | NO. | ITPE\" | UINEK -7 (-7 | MUXED | DESCRIPTION |
| VIN[0]A_D[15] | AU14 | I | PULL: IPD / IPD DRIVE: Z /Z DVDD_3P3 | - PINCTRL100 | |
| VIN[0]A_D[14] | AU15 | I | PULL: IPD / IPD DRIVE: Z /Z DVDD_3P3 | - PINCTRL99 | |
| VIN[0]A_D[13] | AT15 | I | PULL: IPD / IPD DRIVE: Z /Z DVDD_3P3 | - PINCTRL98 | |
| VIN[0]A_D[12] | AU16 | 1 | PULL: IPD / IPD DRIVE: Z /Z DVDD_3P3 | - PINCTRL97 | |
| VIN[0]A_D[11] | AU17 | I | PULL: IPD / IPD DRIVE: Z /Z DVDD_3P3 | - PINCTRL96 | |
| VIN[0]A_D[10] | AT16 | I | PULL: IPD / IPD DRIVE: Z /Z DVDD_3P3 | - PINCTRL95 | |
| VIN[0]A_D[9] | AE16 | I | PULL: IPD / IPD DRIVE: Z /Z DVDD_3P3 | - PINCTRL94 | |
| VIN[0]A_D[8] | AP17 | I | PULL: IPD / IPD DRIVE: Z /Z DVDD_3P3 | - PINCTRL93 | Video Input 0 Port A Data inputs. For 16-bit capture, D[7:0] are Cb/Cr and [15:8] are Y Port A inputs. For 8-bit capture, D[7:0] are Port A YCbCr data inputs and D[15:8] are Port B YCbCr data inputs. For RGB |
| VIN[0]A_D[7] | AR17 | 1 | PULL: IPD / IPD DRIVE: Z /Z DVDD_3P3 | - PINCTRL92 | capture, D[23:16] are R, D[15:8] are G, and D[7:0] are B data inputs. |
| VIN[0]A_D[6] | AP18 | I | PULL: IPD / IPD DRIVE: Z /Z DVDD_3P3 | - PINCTRL91 | |
| VIN[0]A_D[5] | AT17 | I | PULL: IPD / IPD DRIVE: Z /Z DVDD_3P3 | - PINCTRL90 | |
| VIN[0]A_D[4] | AT18 | I | PULL: IPD / IPD DRIVE: Z /Z DVDD_3P3 | - PINCTRL89 | |
| VIN[0]A_D[3] | AR18 | I | PULL: IPD / IPD DRIVE: Z /Z DVDD_3P3 | - PINCTRL88 | |
| VIN[0]A_D[2] | AH18 | I | PULL: IPD / IPD DRIVE: Z /Z DVDD_3P3 | - PINCTRL87 | |
| VIN[0]A_D[1] | AU18 | I | PULL: IPD / IPD DRIVE: Z /Z DVDD_3P3 | - PINCTRL86 | |
| VIN[0]A_D[0] | AJ19 | I | IPD DVDD_3P3 | - PINCTRL85 | |
| VIN[0]A_D[23]/ VIN[0]B_HSYNC | AT2 | I | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VIN[0]A PINCTRL15 | Video Input 0 Port B Horizontal Sync input. Discrete horizontal synchronization signal for Port B 8-bit YCbCr capture without embedded syncs ("BT.601" modes). Not used in RGB or 16-bit YCbCr capture modes |
| VIN[0]A_HSYNC | AU5 | I | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL32 | Video Input 0 Port A Horizontal Sync input. Discrete horizontal synchronization signal for Port A RGB capture mode or YCbCr capture without embedded syncs ("BT.601" modes). |



Table 3-25. Video Input 0 Terminal Functions (continued)

| SIGNAL | | | | | |
|---------------------------------|-----|---------------------|---|----------------------|---|
| NAME | NO. | TYPE ⁽¹⁾ | OTHER ⁽²⁾ (3) | MUXED | DESCRIPTION |
| VIN[0]A_D[22]/ VIN[0]B_VSYNC | AR2 | I | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VIN[0]A PINCTRL14 | Video Input 0 Port B Vertical Sync input. Discrete vertical synchronization signal for Port B 8-bit YCbCr capture without embedded syncs ("BT.601" modes). Not used in RGB or 16-bit YCbCr capture modes. |
| VIN[0]A_VSYNC | AM4 | I | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL33 | Video Input 0 Port A Vertical Sync input. Discrete vertical synchronization signal for Port A RGB capture mode or YCbCr capture without embedded syncs ("BT.601" modes). |
| VIN[0]A_D[21]/ VIN[0]B_FLD | AU4 | I | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VIN[0]A PINCTRL13 | Video Input 0 Port B Field ID input. Discrete field identification signal for Port B 8-bit YCbCr capture without embedded syncs ("BT.601" modes). Not used in RGB or 16-bit YCbCr capture modes |
| VIN[0]A_FLD | AL4 | I | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL34 | Video Input 0 Port A Field ID input. Discrete field identification signal for Port A RGB capture mode or YCbCr capture without embedded syncs ("BT.601" modes). |
| VIN[0]A_D[20]/ VIN[0]B_DE | AN3 | I | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VIN[0]A PINCTRL12 | Video Input 0 Port B Data Enable input. Discrete data valid signal for Port B RGB capture mode or YCbCr capture without embedded syncs ("BT.601" modes). |
| VIN[0]A_DE | AT3 | I | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL35 | Video Input 0 Port A Data Enable input. Discrete data valid signal for Port A RGB capture mode or YCbCr capture without embedded syncs ("BT.601" modes). |



Table 3-26. Video Input 1 Terminal Functions

| SIGNAL | | TYPE ⁽¹⁾ | OTHER (2) (3) | MUXED | DESCRIPTION |
|--|------|---------------------|---|----------------------|---|
| NAME | NO. | ITPE | OTHER (-) (6) | MUXED | DESCRIPTION |
| VOUT[1]_CLK/ VIN[1]A_CLK | AT7 | I | PULL: IPD / DIS DRIVE: Z / Z DVDD_3P3 | VOUT[1] PINCTRL46 | Video Input 1 Port A Clock input. Input clock for 8- bit or 16-bit Port A video capture. Input data is sampled on the CLK0 edge. |
| VOUT[1]_AVID/ VIN[1]B_CLK | AT4 | I | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VOUT[1] PINCTRL31 | Video Input 1 Port B Clock input. Input clock for 8- bit Port B video capture. Input data is sampled on the CLK1 edge. This signal is not used in 16-bit capture modes. |
| VOUT[1]_HSYNC (silicon revision 1.x) DAC_VOUT[1]_HSYNC (silicon revision 2.x)/ VIN[1]A_D[15] | AR5 | I | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VOUT[1] PINCTRL21 | |
| VIN[1]A_D[14] | AM3 | I | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL11 | |
| VOUT[1]_C[7]/ VIN[1]A_D[13] | AD13 | I | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VOUT[1] PINCTRL10 | |
| VOUT[1]_C[6] VIN[1]A_D[12] | AN8 | ı | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VOUT[1] PINCTRL9 | Video Input 1 Port A Data inputs. For 16-bit capture, D[7:0] are Cb/Cr and [15:8] are Y Port A inputs. For 8-bit capture, D[7:0] are Port A YCbCr data inputs and D[15:8] are Port B YCbCr data |
| VOUT[1]_C[5]/ VIN[1]A_D[11] | AP8 | I | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VOUT[1] PINCTRL8 | inputs. For VIN[1], only D[15:0] are available. |
| VOUT[1]_C[4]/ VIN[1]A_D[10] | AN7 | I | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VOUT[1] PINCTRL7 | |
| VOUT[1]_C[3]/ VIN[1]A_D[9] | AM8 | I | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VOUT[1] PINCTRL6 | |
| VOUT[1]_C[2]/ VIN[1]A_D[8] | AK6 | I | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VOUT[1] PINCTRL20 | |

(2) PULL: A / B, where:

A is the state of the internal pull resistor during POR reset

B is the state of the internal pull resistor after POR and Warm reset are de-asserted and during Warm reset IPD = Internal Pulldown Enabled, IPU = Internal Pullup Enabled, DIS = Internal Pull Disabled

DRIVE: A / B, where;

A is the driving state of the pin during POR reset

B is the driving state of the pin after POR and Warm reset are de-asserted and during Warm reset

H = Driving High, L = Driving Low, Z = 3-State

For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see Section 4.2.1, Pullup/Pulldown Resistors.

⁽¹⁾ I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal.



Table 3-26. Video Input 1 Terminal Functions (continued)

| SIGNAL | | T(D=(1) | OTUED (2) (3) | | D-000/D-101/ |
|---|------|---------------------|---|----------------------------------|--|
| NAME | NO. | TYPE ⁽¹⁾ | OTHER ⁽²⁾ (3) | MUXED | DESCRIPTION |
| VOUT[1]_Y_YC[9]/ VIN[1]A_D[7] | AP6 | I | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VOUT[1] PINCTRL19 | |
| VOUT[1]_Y_YC[8]/ VIN[1]A_D[6] | AT6 | I | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VOUT[1] PINCTRL18 | |
| VOUT[1]_Y_YC[7]/ VIN[1]A_D[5] | AR6 | I | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VOUT[1] PINCTRL17 | |
| VOUT[1]_Y_YC[6]/ VIN[1]A_D[4] | AC13 | I | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VOUT[1] PINCTRL16 | Video Input 1 Port A Data inputs. For 16-bit capture, D[7:0] are Cb/Cr and [15:8] are Y Port A inputs. For 8-bit capture, D[7:0] are Port A YCbCr |
| VOUT[1]_Y_YC[5]/ VIN[1]A_D[3] | AJ7 | I | PULL: IPD / DIS DRIVE: Z / Z DVDD_3P3 | VOUT[1] PINCTRL50 | data inputs and D[15:8] are Port B YCbCr data inputs. For VIN[1], only D[15:0] are available. |
| VOUT[1]_Y_YC[4]/ VIN[1]A_D[2] | AU6 | I | PULL: IPD / DIS DRIVE: Z / Z DVDD_3P3 | VOUT[1] PINCTRL49 | |
| VOUT[1]_Y_YC[3]/ VIN[1]A_D[1] | AP7 | 1 | PULL: IPD / DIS DRIVE: Z / Z DVDD_3P3 | VOUT[1] PINCTRL48 | |
| VOUT[1]_Y_YC[2]/ VIN[1]A_D[0] | AU7 | 1 | PULL: IPD / DIS DRIVE: Z / Z DVDD_3P3 | VOUT[1] PINCTRL47 | |
| VOUT[0]_B_CB_C[0]/ VOUT[1]_C[9]/ VIN[1]B_HSYNC_DE | AR9 | I | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VOUT[0], VOUT[1] PINCTRL27 | Video Input 1 Port B Horizontal Sync or Data Valid signal input. Discrete horizontal synchronization signal for Port B 8-bit YCbCr capture without embedded syncs ("BT.601" modes). Not used in 16-bit YCbCr capture mode. |
| VIN[0]A_D[16]/ VIN[1]A_HSYNC/ VOUT[1]_FLD | AT5 | I | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VIN[0]A, VOUT[1] PINCTRL22 | Video Input 1 Port A Horizontal Sync input. Discrete horizontal synchronization signal for Port A YCbCr capture modes without embedded syncs ("BT.601" modes). |
| VOUT[0]_G_Y_YC[0]/ VOUT[1]_VSYNC (silicon revision 1.x) DAC_VOUT[1]_VSYNC (silicon revision 2.x)/ VIN[1]B_VSYNC | AP9 | I | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VOUT[0], VOUT[1] PINCTRL29 | Video Input 1 Port B Vertical Sync input. Discrete vertical synchronization signal for Port B 8-bit YCbCr capture without embedded syncs ("BT.601" modes). Not used in 16-bit YCbCr capture mode. |
| VIN[0]A_D[17]/ VIN[1]A_VSYNC/ VOUT[1]_VSYNC (silicon revision 1.x) DAC_VOUT[1]_VSYNC (silicon revision 2.x) | AL5 | ı | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VIN[0]A, VOUT[1] PINCTRL23 | Video Input 1 Port A Vertical Sync input. Discrete vertical synchronization signal for Port A YCbCr capture modes without embedded syncs ("BT.601" modes). |
| VIN[0]A_D[19]/ VIN[1]A_DE/ VOUT[1]_C[9] | AK4 | _ | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VIN[0]A, VOUT[1] PINCTRL25 | Video Input 1 Port A Data Enable input. Discrete data valid signal for Port A YCbCr capture modes without embedded syncs ("BT.601" modes). |
| VIN[0]A_D[18]/ VIN[1]A_FLD/ VOUT[1]_C[8] | AK5 | - | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VIN[0]A, VOUT[1] PINCTRL24 | Video Input 1Port A Field ID input. Discrete field identification signal for Port A YCbCr capture modes without embedded syncs ("BT.601" modes). |
| VOUT[0]_G_Y_YC[1]/ VOUT[1]_FLD/ VIN[1]B_FLD | AU8 | I | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VOUT[0], VOUT[1] PINCTRL30 | Video Input 1 Port B Field ID input. Discrete field identification signal for Port B 8-bit YCbCr capture without embedded syncs ("BT.601" modes). Not used in 16-bit YCbCr capture mode. |



3.2.20 Digital Video Output Signals

NOTE

Video output 0 pins AR8 and AL9 and video output 1 pins AT9, AR5, AP9, and AL5 have a different naming convention and functionality for silicon revision 1.x devices and silicon revision 2.x devices. These pins are listed separately in Table 3-28 and Table 3-30.

Table 3-27. Video Output 0 Terminal Functions

| SIGNAL | | T)(D=(1) | OTHER ⁽²⁾ (3) | | D-00010-1011 |
|---|------|---------------------|---|----------------------------------|---|
| NAME | NO. | TYPE ⁽¹⁾ | OTHER ⁽²⁾ (8) | MUXED | DESCRIPTION |
| VOUT[0]_CLK | AT14 | 0 | PULL: IPD / DIS DRIVE: L / H DVDD_3P3 | - PINCTRL101 | Video Output 0 Clock output. |
| VOUT[0]_G_Y_YC[9] | AR13 | 0 | PULL: IPD / DIS DRIVE: L / L DVDD_3P3 | - PINCTRL109 | |
| VOUT[0]_G_Y_YC[8] | AU13 | 0 | PULL: IPD / DIS DRIVE: L / L DVDD_3P3 | - PINCTRL108 | |
| VOUT[0]_G_Y_YC[7] | AT13 | 0 | PULL: IPD / DIS DRIVE: L / L DVDD_3P3 | - PINCTRL107 | |
| VOUT[0]_G_Y_YC[6] | AE14 | 0 | PULL: IPD / DIS DRIVE: L / L DVDD_3P3 | - PINCTRL106 | Video Output 0 Data. These signals represent the 8 MSBs of G/Y/YC video data. For RGB mode they are green data bits, for YUV444 mode they are Y data bits, for Y/C mode they are Y (Luma) data bits and for BT.656 mode they are multiplexed Y/Cb/Cr (Luma and Chroma) data bits. |
| VOUT[0]_G_Y_YC[5] | AM14 | 0 | PULL: IPD / DIS DRIVE: L / L DVDD_3P3 | - PINCTRL105 | |
| VOUT[0]_G_Y_YC[4] | AL14 | 0 | PULL: IPD / DIS DRIVE: L / L DVDD_3P3 | - PINCTRL104 | |
| VOUT[0]_G_Y_YC[3] | AP14 | 0 | PULL: IPD / DIS DRIVE: L / L DVDD_3P3 | - PINCTRL103 | |
| VOUT[0]_G_Y_YC[2] | AE15 | 0 | PULL: IPD / DIS DRIVE: L / L DVDD_3P3 | - PINCTRL102 | |
| VOUT[0]_G_Y_YC[1]/ VOUT[1]_FLD/ VIN[1]B_FLD | AU8 | 0 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VOUT,[1] VIN[1]B PINCTRL30 | Video Output 0 Data. These signals represent the 2 LSBs of G/Y/YC video data for 10-bit, 20-bit and 30-bit video modes (VOUT0 only). For RGB mode |
| VOUT[0]_G_Y_YC[0]/ VOUT[1]_VSYNC (silicon revision 1.x) DAC_VOUT[1]_VSYNC (silicon revision 2.x)/ VIN[1]B_VSYNC | AP9 | 0 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VOUT[1], VIN[1]B PINCTRL29 | they are green data bits, for YUV444 mode they are Y data bits, for Y/C mode they are Y (Luma) data bits and for BT.656 mode they are multiplexed Y/Cb/Cr (Luma and Chroma) data bits. These signals are not used in 8/16/24-bit modes |

(2) PULL: A / B, where:

A is the state of the internal pull resistor during \overline{POR} reset

B is the state of the internal pull resistor after POR and Warm reset are de-asserted and during Warm reset

IPD = Internal Pulldown Enabled, IPU = Internal Pullup Enabled, DIS = Internal Pull Disabled

DRIVE: A / B, where;

A is the driving state of the pin during POR reset

B is the driving state of the pin after POR and Warm reset are de-asserted **and** during Warm reset

H = Driving High, L = Driving Low, Z = 3-State

For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see Section 4.2.1, *Pullup/Pulldown Resistors*.

⁽¹⁾ I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal.



Table 3-27. Video Output 0 Terminal Functions (continued)

| SIGNAL | | TYPE ⁽¹⁾ | OTHER ⁽²⁾ (3) | MUXED | DESCRIPTION |
|--|------|---------------------|---|-----------------------------------|--|
| NAME | NO. | ITPE'' | OTHER | MOXED | DESCRIPTION |
| VOUT[0]_B_CB_C[9] | AT12 | 0 | PULL: IPD / DIS DRIVE: L / L DVDD_3P3 | - PINCTRL117 | |
| VOUT[0]_B_CB_C[8] | AH13 | 0 | PULL: IPD / DIS DRIVE: L / L DVDD_3P3 | - PINCTRL116 | |
| VOUT[0]_B_CB_C[7] | AM13 | 0 | PULL: IPD / DIS DRIVE: L / L DVDD_3P3 | - PINCTRL115 | |
| VOUT[0]_B_CB_C[6] | AJ13 | 0 | PULL: IPD / DIS DRIVE: L / L DVDD_3P3 | - PINCTRL114 | Video Output 0 Data. These signals represent the 8 MSBs of B/CB/C video data. For RGB mode they are blue data bits, for YUV444 mode they are |
| VOUT[0]_B_CB_C[5] | AK13 | 0 | PULL: IPD / DIS DRIVE: L / L DVDD_3P3 | - PINCTRL113 | Cb (Chroma) data bits, for Y/C mode they are multiplexed Cb/Cr (Chroma) data bits and for BT.656 mode they are unused |
| VOUT[0]_B_CB_C[4] | AN13 | 0 | PULL: IPD / DIS DRIVE: L / L DVDD_3P3 | - PINCTRL112 | |
| VOUT[0]_B_CB_C[3] | AL13 | 0 | PULL: IPD / DIS DRIVE: L / L DVDD_3P3 | - PINCTRL111 | |
| VOUT[0]_B_CB_C[2] | AP13 | 0 | PULL: IPD / DIS DRIVE: L / L DVDD_3P3 | - PINCTRL110 | |
| VOUT[0]_B_CB_C[1]/ VOUT[1]_HSYNC (silicon revision 1.x) DAC_VOUT[1]_HSYNC (silicon revision 2.x)/ VOUT[1]_AVID | АТ9 | 0 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VOUT[1] PINCTRL28 | Video Output 0 Data. These signals represent the 2 LSBs of B/CB/C video data for 20-bit and 30-bit |
| VOUT[0]_R_CR[9]/ VOUT[0]_B_CB_C[1] / VOUT[1]_Y_YC[9] | AU9 | 0 | PULL: IPD / DIS DRIVE: L / L DVDD_3P3 | VOUT[0], VOUT[1] PINCTRL125 | video modes (VOUT[0] only). For RGB mode they are blue data bits, for YUV444 mode they are Cb (Chroma) data bits, for Y/C mode they are |
| VOUT[0]_B_CB_C[0]/ VOUT[1]_C[9]/ VIN[1]B_HSYNC_DE | AR9 | 0 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VOUT[1], VIN[1]B PINCTRL27 | multiplexed Cb/Cr (Chroma) data bits and for BT.656 mode they are unused. These signals are not used in 16/24-bit modes. |
| VOUT[0]_R_CR[8]/ VOUT[0]_B_CB_C[0] / VOUT[1]_Y_YC[8] | AK10 | 0 | PULL: IPD / DIS DRIVE: L / L DVDD_3P3 | VOUT[0], VOUT[1] PINCTRL124 | |



Table 3-27. Video Output 0 Terminal Functions (continued)

| SIGNAL | | ->(1) | (2) (3) | | |
|---|------|---------------------|---|-----------------------------------|--|
| NAME | NO. | TYPE ⁽¹⁾ | OTHER ⁽²⁾ (3) | MUXED | DESCRIPTION |
| VOUT[0]_R_CR[9]/ VOUT[0]_B_CB_C[1]/ VOUT[1]_Y_YC[9] | AU9 | 0 | PULL: IPD / DIS DRIVE: L / L DVDD_3P3 | VOUT[0], VOUT[1] PINCTRL125 | |
| VOUT[0]_R_CR[8]/ VOUT[0]_B_CB_C[0]/ VOUT[1]_Y_YC[8] | AK10 | 0 | PULL: IPD / DIS DRIVE: L / L DVDD_3P3 | VOUT[0], VOUT[1] PINCTRL124 | |
| VOUT[0]_R_CR[7]/ VOUT[0]_G_Y_YC[1]/ VOUT[1]_Y_YC[7] | AL10 | 0 | PULL: IPD / DIS DRIVE: L / L DVDD_3P3 | VOUT[0], VOUT[1] PINCTRL123 | |
| VOUT[0]_R_CR[6]/ VOUT[0]_G_Y_YC[0]/ VOUT[1]_Y_YC[6] | AU10 | 0 | PULL: IPD / DIS DRIVE: L / L DVDD_3P3 | VOUT[0], VOUT[1] PINCTRL122 | Video Output 0 Data. These signals represent the 8 MSBs of R/CR video data. For RGB mode they are red data bits, for YUV444 mode they are Cr |
| VOUT[0]_R_CR[5]/ VOUT[0]_AVID/ VOUT[1]_Y_YC[5] | AT10 | 0 | PULL: IPD / DIS DRIVE: L / L DVDD_3P3 | VOUT[0], VOUT[1] PINCTRL121 | (Chroma) data bits, for Y/C mode and BT.656 modes they are unused. |
| VOUT[0]_R_CR[4]/ VOUT[0]_FLD/ VOUT[1]_Y_YC[4] | AG13 | 0 | PULL: IPD / DIS DRIVE: L / L DVDD_3P3 | VOUT[0], VOUT[1] PINCTRL120 | |
| VOUT[0]_R_CR[3]/ VOUT[0]_VSYNC/ VOUT[1]_Y_YC[3] | AR11 | 0 | PULL: IPD / DIS DRIVE: L / L DVDD_3P3 | VOUT[0], VOUT[1] PINCTRL119 | |
| VOUT[0]_R_CR[2]/ VOUT[0]_HSYNC/ VOUT[1]_Y_YC[2] | AT11 | 0 | PULL: IPD / DIS DRIVE: L / L DVDD_3P3 | VOUT[0], VOUT[1] PINCTRL118 | |
| VOUT[0]_R_CR[1] | AT8 | 0 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL40 | Video Output 0 Data. These signals represent the 2 LSBs of R/CR video data for 30-bit video modes (VOUT[0] only). For RGB mode they are red data |
| VOUT[0]_R_CR[0]/ VOUT[1]_C[8]/ VOUT[1]_CLK | AJ11 | 0 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VOUT[1] PINCTRL26 | bits, for YUV444 mode they are Cr (Chroma) data bits, for Y/C mode and BT.656 modes they are unused. These signals are not used in 24-bit mode. |
| VOUT[0]_VSYNC | AN9 | 0 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL37 | Video Output 0 Vertical Sync output. This is the |
| VOUT[0]_R_CR[3]/ VOUT[0]_VSYNC/ VOUT[1]_Y_YC[3] | AR11 | 0 | PULL: IPD / DIS DRIVE: L / L DVDD_3P3 | VOUT[0], VOUT[1] PINCTRL119 | discrete vertical synchronization output. This signal is not used for embedded sync modes. |
| VOUT[0]_HSYNC | AM9 | 0 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL36 | Video Output 0 Horizontal Sync output. This is the |
| VOUT[0]_R_CR[2]/ VOUT[0]_HSYNC/ VOUT[1]_Y_YC[2] | AT11 | 0 | PULL: IPD / DIS DRIVE: L / L DVDD_3P3 | VOUT[0], VOUT[1] PINCTRL118 | discrete horizontal synchronization output. This signal is not used for embedded sync modes. |
| VOUT[0]_R_CR[4]/ VOUT[0]_FLD / VOUT[1]_Y_YC[4] | AG13 | 0 | PULL: IPD / DIS DRIVE: L / L DVDD_3P3 | VOUT[0], VOUT[1] PINCTRL120 | Video Output 0 Field ID output. This is the discrete field identification output. This signal is not used for embedded sync modes. |
| VOUT[0]_R_CR[5]/ VOUT[0]_AVID/ VOUT[1]_Y_YC[5] | AT10 | 0 | PULL: IPD / DIS DRIVE: L / L DVDD_3P3 | VOUT[0], VOUT[1] PINCTRL121 | Video Output 0 Active Video output. This is the discrete active video indicator output. This signal is not used for embedded sync modes. |



Table 3-28. Video Output 0 [Pins AR8, AL9] Terminal Functions

| SIGNAL | | TYPE ⁽¹⁾ | OTHER ⁽²⁾ (3) | MUXED | DESCRIPTION |
|-----------------------------|-----|---------------------|---|----------------|--|
| NAME | NO. | | | | |
| Silicon Revision 1.x Device | S | T | | | |
| HSYNC_VOUT[0]_AVID | AR8 | 0 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL39 | Video Output 0 Active Video output. This is the discrete active video indicator output. This signal is not used for embedded sync modes. |
| VSYNC_VOUT[0]_FLD | AL9 | 0 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL38 | Video Output 0 Field ID output. This is the discrete field identification output. This signal is not used for embedded sync modes. |
| Silicon Revision 2.x Device | s | | | | |
| DAC_HSYNC_ VOUT[0]_AVID | AR8 | 0 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | - PINCTRL39 | Pin supports two functions in silicon revision 2.x devices: 1. Video Output 0 Active Video output. This is the discrete active video indicator output. This signal is not used for embedded sync modes. 2. Discrete Horizontal Sync for HD-DACs. Functionality is set in SPARE_CTRL0 register as defined in Section 8.10. |
| DAC_VSYNC_ VOUT[0]_FLD | AL9 | 0 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | PINCTRL38 | Pin supports two functions in silicon revision 2.x devices: 1. Video Output 0 Field ID output. This is the discrete field identification output. This signal is not used for embedded sync modes. 2. Discrete Vertical Sync for HD-DACs. Functionality is set in SPARE_CTRL0 register as defined in Section 8.10. |

I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal.

A is the state of the internal pull resistor during POR reset

B is the state of the internal pull resistor after POR and Warm reset are de-asserted and during Warm reset

IPD = Internal Pulldown Enabled, IPU = Internal Pullup Enabled, DIS = Internal Pull Disabled

DRIVE: A / B, where;

A is the driving state of the pin during POR reset

B is the driving state of the pin after POR and Warm reset are de-asserted and during Warm reset

H = Driving High, L = Driving Low, Z = 3-State

For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see Section 4.2.1, Pullup/Pulldown Resistors.

⁽²⁾ PULL: A / B, where:



Table 3-29. Video Output 1 Terminal Functions

| SIGNAL | | TVD=(1) | OTUED (2) (3) | MUVED | DECODIDEION |
|---|------|---------------------|---|----------------------------------|---|
| NAME | NO. | TYPE ⁽¹⁾ | OTHER ⁽²⁾ (3) | MUXED | DESCRIPTION |
| VOUT[0]_R_CR[0]/ VOUT[1]_C[8]/ VOUT[1]_CLK | AJ11 | 0 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VOUT[0], VOUT[1] PINCTRL26 | Video Output 1 Clock output |
| VOUT[1]_CLK/ VIN[1]A_CLK | AT7 | 0 | PULL: IPD / DIS DRIVE: Z / Z DVDD_3P3 | VIN[1]A PINCTRL46 | video Output i Clock output |
| VOUT[0]_R_CR[9]/ VOUT[0]_B_CB_C[1]/ VOUT[1]_Y_YC[9] | AU9 | 0 | PULL: IPD / DIS DRIVE: L / L DVDD_3P3 | VOUT[0] PINCTRL125 | |
| VOUT[1]_Y_YC[9]/ VIN[1]A_D[7] | AP6 | 0 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VIN[1]A PINCTRL19 | |
| VOUT[0]_R_CR[8]/ VOUT[0]_B_CB_C[0]/ VOUT[1]_Y_YC[8] | AK10 | 0 | PULL: IPD / DIS DRIVE: L / L DVDD_3P3 | VOUT[0] PINCTRL124 | |
| VOUT[1]_Y_YC[8]/ VIN[1]A_D[6] | AT6 | 0 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VIN[1]A PINCTRL18 | Video Output 1 Data. These signals represent the 8 bits of Y/YC video data. For Y/C mode they are |
| VOUT[0]_R_CR[7]/ VOUT[0]_G_Y_YC[1]/ VOUT[1]_Y_YC[7] | AL10 | 0 | PULL: IPD / DIS DRIVE: L / L DVDD_3P3 | VOUT[0] PINCTRL123 | Y (Luma) data bits and for BT.656 mode they are multiplexed Y/Cb/Cr (Luma and Chroma) data bits. |
| VOUT[1]_Y_YC[7]/ VIN[1]A_D[5] | AR6 | 0 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VIN[1]A PINCTRL17 | |
| VOUT[0]_R_CR[6]/ VOUT[0]_G_Y_YC[0]/ VOUT[1]_Y_YC[6] | AU10 | 0 | PULL: IPD / DIS DRIVE: L / L DVDD_3P3 | VOUT[0] PINCTRL122 | |
| VOUT[1]_Y_YC[6]/ VIN[1]A_D[4] | AC13 | 0 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VIN[1]A PINCTRL16 | |

(2) PULL: A / B, where:

A is the state of the internal pull resistor during POR reset

B is the state of the internal pull resistor after POR and Warm reset are de-asserted and during Warm reset IPD = Internal Pulldown Enabled, IPU = Internal Pullup Enabled, DIS = Internal Pull Disabled

DRIVE: A / B, where;

A is the driving state of the pin during POR reset

B is the driving state of the pin after POR and Warm reset are de-asserted and during Warm reset

H = Driving High, L = Driving Low, Z = 3-State

For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see Section 4.2.1, Pullup/Pulldown Resistors.

⁽¹⁾ I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal.



Table 3-29. Video Output 1 Terminal Functions (continued)

| SIGNAL | | | (2) (2) | | |
|--|------|---------------------|---|----------------------------------|---|
| NAME | NO. | TYPE ⁽¹⁾ | OTHER ⁽²⁾ (3) | MUXED | DESCRIPTION |
| VOUT[0]_R_CR[5]/ VOUT[0]_AVID/ VOUT[1]_Y_YC[5] | AT10 | 0 | PULL: IPD / DIS DRIVE: L / L DVDD_3P3 | VOUT[0] PINCTRL121 | |
| VOUT[1]_Y_YC[5]/ VIN[1]A_D[3] | AJ7 | 0 | PULL: IPD / DIS DRIVE: Z / Z DVDD_3P3 | VIN[1]A PINCTRL50 | |
| VOUT[0]_R_CR[4]/ VOUT[0]_FLD/ VOUT[1]_Y_YC[4] | AG13 | 0 | PULL: IPD / DIS DRIVE: L / L DVDD_3P3 | VOUT[0] PINCTRL120 | |
| VOUT[1]_Y_YC[4]/ VIN[1]A_D[2] | AU6 | 0 | PULL: IPD / DIS DRIVE: Z / Z DVDD_3P3 | VIN[1]A PINCTRL49 | Video Output 1 Data. These signals represent the 8 bits of Y/YC video data. For Y/C mode they are Y (Luma) data bits and for BT.656 mode they are |
| VOUT[0]_R_CR[3]/ VOUT[0]_VSYNC / VOUT[1]_Y_YC[3] | AR11 | 0 | PULL: IPD / DIS DRIVE: L / L DVDD_3P3 | VOUT[0] PINCTRL119 | multiplexed Y/Cb/Cr (Luma and Chroma) data bits. |
| VOUT[1]_Y_YC[3] VIN[1]A_D[1] | AP7 | 0 | PULL: IPD / DIS DRIVE: Z / Z DVDD_3P3 | VIN[1]A PINCTRL48 | |
| VOUT[0]_R_CR[2]/ VOUT[0]_HSYNC/ VOUT[1]_Y_YC[2] | AT11 | 0 | PULL: IPD / DIS DRIVE: L / L DVDD_3P3 | VOUT[0] PINCTRL118 | |
| VOUT[1]_Y_YC[2]/ VIN[1]A_D[0] | AU7 | 0 | PULL: IPD / DIS DRIVE: Z / Z DVDD_3P3 | VIN[1]A PINCTRL47 | |
| VOUT[0]_B_CB_C[0]/ VOUT[1]_C[9]/ VIN[1]B_HSYNC_DE | AR9 | 0 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VOUT[0], VIN[1]B PINCTRL27 | |
| VIN[0]A_D[19]/ VIN[1]A_DE/ VOUT[1]_C[9] | AK4 | 0 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VIN[0]A, VIN[1]A | |
| VIN[0]A_D[18]/ VIN[1]A_FLD/ VOUT[1]_C[8] | AK5 | 0 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VIN[0]A, VIN[1]A PINCTRL24 | |
| VOUT[0]_R_CR[0]/ VOUT[1]_C[8] / VOUT[1]_CLK | AJ11 | 0 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VOUT[0], VOUT[1] PINCTRL26 | |
| VOUT[1]_C[7]/ VIN[1]A_D[13] | AD13 | 0 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VIN[1]A PINCTRL10 | Video Output 1 Data. These signals represent the 8 bits of C video data. For Y/C mode they are |
| VOUT[1]_C[6]/ VIN[1]A_D[12] | AN8 | 0 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VIN[1]A PINCTRL9 | multiplexed Cb/Cr (Chroma) data bits, and for BT.656 mode they are unused. |
| VOUT[1]_C[5]/ VIN[1]A_D[11] | AP8 | 0 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VIN[1]A PINCTRL8 | |
| VOUT[1]_C[4]/ VIN[1]A_D[10] | AN7 | 0 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VIN[1]A PINCTRL7 | |
| VOUT[1]_C[3]/ VIN[1]A_D[9]/ | AM8 | 0 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VIN[1]A PINCTRL6 | |
| VOUT[1]_C[2]/ VIN[1]A_D[8] | AK6 | 0 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VIN[1]A PINCTRL20 | |

104



Table 3-29. Video Output 1 Terminal Functions (continued)

| SIGNAL NAME | NO. | TYPE ⁽¹⁾ | OTHER ⁽²⁾ (3) | MUXED | DESCRIPTION |
|--|-----|---------------------|---|----------------------------------|--|
| VIN[0]A_D[16]/ VIN[1]A_HSYNC/ VOUT[1]_FLD | AT5 | 0 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VIN[0]A, VIN[1]A PINCTRL22 | Video Output 1 Field ID output. This is the discrete |
| VOUT[0]_G_Y_YC[1]/ VOUT[1]_FLD/ VIN[1]B_FLD | AU8 | 0 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VOUT[0], VIN[1]B PINCTRL30 | field identification output. This signal is not used for embedded sync modes. |
| VOUT[0]_B_CB_C[1]/ VOUT[1]_HSYNC (silicon revision 1.x) DAC_VOUT[1]_HSYNC (silicon revision 2.x)/ VOUT[1]_AVID | АТ9 | 0 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VOUT[0], VOUT[1] PINCTRL28 | Video Output 1 Active Video output. This is the discrete active video indicator output. This signal is not used for embedded sync modes. |
| VOUT[1]_AVID/ VIN[1]B_CLK | AT4 | 0 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VIN[1]B PINCTRL31 | · |

Table 3-30. Video Output 1 [Pins AT9, AR5, AP9, AL5] Terminal Functions

| SIGNAL | | TYPE ⁽¹⁾ | OTHER (2) (3) | MUXED | DESCRIPTION |
|---|-----|---------------------|---|----------------------------------|--|
| NAME | NO. | TTPE | OTHER (-) (-) | MUXED | DESCRIPTION |
| Silicon Revision 1.x Device | es | | | | |
| VOUT[0]_B_CB_C[1]/ VOUT[1]_HSYNC/ VOUT[1]_AVID | AT9 | 0 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VOUT[0], VOUT[1] PINCTRL28 | Video Output 1 Horizontal Sync output. This is the |
| VOUT[1]_HSYNC/ VIN[1]A_D[15] | AR5 | 0 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VIN[1]A PINCTRL21 | discrete horizontal synchronization output. This signal is not used for embedded sync modes. |
| VOUT[0]_G_Y_YC[0]/ VOUT[1]_VSYNC/ VIN[1]B_VSYNC | AP9 | 0 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VOUT[0], VIN[1]B PINCTRL29 | Video Output 1 Vertical Sync output. This is the |
| VIN[0]A_D[17]/ VIN[1]A_VSYNC/ VOUT[1]_VSYNC | AL5 | 0 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VIN[0]A, VIN[1]A PINCTRL23 | discrete vertical synchronization output. This signal is not used for embedded sync modes. |
| Silicon Revision 2.x Device | es | | | | |
| VOUT[0]_B_CB_C[1]/ DAC_VOUT[1]_HSYNC/ VOUT[1]_AVID | AT9 | 0 | PULL: IPD / IPD DRIVE: Z / Z DVDD 3P3 | VOUT[0], VOUT[1] PINCTRL28 | Pin supports two functions in silicon revision 2.x devices: 1. Video Output 1 Horizontal Sync output. This is |
| DAC_VOUT[1]_HSYNC/ VIN[1]A_D[15] | AR5 | 0 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VIN[1]A PINCTRL21 | Video Output 1 Horizontal Sync output. This is the discrete horizontal synchronization output. This signal is not used for embedded sync modes. Discrete Horizontal Sync for HD-DACs. Functionality is set in SPARE_CTRL0 register as defined in Section 8.10. |

(2) PULL: A / B, where:

A is the state of the internal pull resistor during POR reset

B is the state of the internal pull resistor after POR and Warm reset are de-asserted **and** during Warm reset

IPD = Internal Pulldown Enabled, IPU = Internal Pullup Enabled, DIS = Internal Pull Disabled DRIVE: A / B, where;

A is the driving state of the pin during POR reset

B is the driving state of the pin after POR and Warm reset are de-asserted **and** during Warm reset

H = Driving High, L = Driving Low, Z = 3-State

For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see Section 4.2.1, *Pullup/Pulldown Resistors*.

⁽¹⁾ I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal.



Table 3-30. Video Output 1 [Pins AT9, AR5, AP9, AL5] Terminal Functions (continued)

| SIGNAL | | TYPE ⁽¹⁾ | OTHER (2) (3) | MUXED | DESCRIPTION |
|---|-----|---------------------|---|----------------------------------|---|
| NAME | NO. | | OTTLEK | MOXED | DEGOKII TION |
| VOUT[0]_G_Y_YC[0]/ DAC_VOUT[1]_VSYNC/ VIN[1]B_VSYNC | AP9 | 0 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VOUT[0], VIN[1]B PINCTRL29 | Pin supports two functions in silicon revision 2.x devices: 1. Video Output 1 Vertical Sync output. This is |
| VIN[0]A_D[17]/ VIN[1]A_VSYNC/ DAC_VOUT[1]_VSYNC | AL5 | 0 | PULL: IPD / IPD DRIVE: Z / Z DVDD_3P3 | VIN[0]A, VIN[1]A PINCTRL23 | the discrete vertical synchronization output. This signal is not used for embedded sync modes. 2. Discrete Vertical Sync for HD-DACs. Functionality is set in SPARE_CTRL0 register as defined in Section 8.10. |

106



3.2.21 Analog Video Output Signals

Table 3-31. Analog Video Output Terminal Functions

| SIGNAL | | TYPE ⁽¹⁾ | OTHER | DECODIDETON | | | | |
|---|---------------------|---------------------|-------|--|--|--|--|--|
| NAME | NO. | IYPE | OTHER | DESCRIPTION | | | | |
| When a specific Video DAC output [IOUTA - IOUTG] is powered down, the corresponding Analog Video Output terminal function should be left unconnected. | | | | | | | | |
| IOUTA | AT21 | 0 | - | Video DAC A output. Analog HD Video DAC (G/Y) | | | | |
| IOUTB | AR21 | 0 | - | Video DAC B output. Analog HD Video DAC (B/Pb) | | | | |
| IOUTC | AP21 | 0 | - | Video DAC C output. Analog HD Video DAC (R/Pr) | | | | |
| IOUTD | AR20 | 0 | - | Video DAC D output. Analog SD Video DAC | | | | |
| IOUTE | AT19 | 0 | - | Video DAC E output. Analog SD Video DAC | | | | |
| IOUTF | AT20 | 0 | - | Video DAC F output. Analog SD Video DAC | | | | |
| IOUTG | AU20 | 0 | - | Video DAC G output. Analog SD Video DAC | | | | |
| DAC_VOUT[1]_HSYNC, DAC_HSYNC_ VOUT[0]_AVID | AR5, AT9, AR8 | 0 | - | Analog HD Video DAC Discrete HSYNC Output | | | | |
| DAC_VOUT[1]_VSYNC, DAC_VSYNC_ VOUT[0]_FLD | AL5, AP9, AL9 | 0 | - | Analog HD Video DAC Discrete VSYNC Output | | | | |
| | | | | Video DAC reference voltage (0.5 V). | | | | |
| VDAC_VREF | AH19 | I | - | When the video DACs are powered down, this pin should be left unconnected. | | | | |
| VDAC DRIAC LID | ۸۲۵۵ | I/O | | Video DAC HD current bias connection. This pin must be connected via an external 1.2-k Ω resistor to VSSA_HD. | | | | |
| VDAC_RBIAS_HD | AE22 | 1/0 | - | When the HD DACs are powered down, this pin should be left unconnected. | | | | |
| VDAC RBIAS SD | | | I/O - | Video DAC SD current bias connection. This pin must be connected via an external 1.2-k Ω resistor to VSSA_SD. | | | | |
| VDAC_KDIAS_SD | AP19 | 1/0 | | When the SD DACs are powered down, this pin should be left unconnected. | | | | |

⁽¹⁾ I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal.



3.2.22 Reserved Pins

Table 3-32. Reserved Terminal Functions

| SIGNAL | | | | |
|--------|------|---------------------|-----------------|--|
| NAME | NO. | TYPE ⁽¹⁾ | OTHER (2) (3) | DESCRIPTION |
| RSV1 | AB36 | 0 | - | Reserved. (Leave unconnected, <i>do not</i> connect to power or ground.) |
| RSV2 | P25 | 0 | - | Reserved. (Leave unconnected, <i>do not</i> connect to power or ground.) |
| RSV3 | N19 | 0 | - | Reserved. (Leave unconnected, <i>do not</i> connect to power or ground.) |
| RSV4 | N20 | 0 | - | Reserved. (Leave unconnected, <i>do not</i> connect to power or ground.) |
| RSV5 | T28 | I/O | - | Reserved. (Leave unconnected, <i>do not</i> connect to power or ground.) |
| RSV6 | T27 | I/O | - | Reserved. (Leave unconnected, <i>do not</i> connect to power or ground.) |
| RSV7 | AE23 | 0 | - | Reserved. (Leave unconnected, <i>do not</i> connect to power or ground.) |
| RSV8 | D24 | 0 | - | Reserved. (Leave unconnected, <i>do not</i> connect to power or ground.) |
| RSV9 | AU37 | I | - | Reserved. (Leave unconnected, <i>do not</i> connect to power or ground.) |
| RSV10 | N28 | I/O | - | Reserved. (Leave unconnected, <i>do not</i> connect to power or ground.) |
| RSV11 | N29 | I/O | - | Reserved. (Leave unconnected, <i>do not</i> connect to power or ground.) |
| RSV12 | AG25 | S | - | Reserved. For proper device operation, this pin must be tied directly to the 1.8-V supply. |
| RSV13 | AG24 | S | - | Reserved. For proper device operation, this pin must be tied directly to the 1.8-V supply. |
| RSV14 | AH25 | S | - | Reserved. For proper device operation, this pin must be tied directly to the 1.8-V supply. |
| RSV15 | AH24 | S | - | Reserved. For proper device operation, this pin must be tied directly to the 1.8-V supply. |
| RSV16 | R34 | I | - | Reserved. For proper device operation, this pin \textbf{must} be tied directly to $V_{\text{SS}}.$ |
| RSV17 | P34 | 0 | - | Reserved. (Leave unconnected, do not connect to power or ground.) |
| RSV18 | P33 | S | - | Reserved. For proper device operation, this pin must be tied directly to the 1.8-V supply. |
| RSV19 | P32 | GND | - | Reserved. For proper device operation, this pin \boldsymbol{must} be tied directly to $\boldsymbol{V_{SS}}.$ |
| RSV20 | D14 | 0 | - | Reserved. (Leave unconnected, do not connect to power or ground.) |
| RSV21 | AN18 | 0 | - | Reserved. (Leave unconnected, <i>do not</i> connect to power or ground.) |
| RSV22 | AN19 | 0 | - | Reserved. (Leave unconnected, do not connect to power or ground.) |
| RSV23 | AP2 | I | IPD DVDD_3P3 | Reserved. (Leave unconnected, <i>do not</i> connect to power or ground.) |
| RSV24 | AU3 | 1 | IPD DVDD_3P3 | Reserved. (Leave unconnected, <i>do not</i> connect to power or ground.) |
| RSV25 | AN2 | 1 | IPD DVDD_3P3 | Reserved. (Leave unconnected, <i>do not</i> connect to power or ground.) |
| RSV26 | AT1 | ı | IPD DVDD_3P3 | Reserved. (Leave unconnected, <i>do not</i> connect to power or ground.) |
| RSV27 | AR1 | ı | IPD DVDD_3P3 | Reserved. (Leave unconnected, <i>do not</i> connect to power or ground.) |
| RSV28 | AP1 | 0 | DIS DVDD_3P3 | Reserved. (Leave unconnected, <i>do not</i> connect to power or ground.) |
| RSV29 | AM2 | 0 | DIS DVDD_3P3 | Reserved. (Leave unconnected, do not connect to power or ground.) |
| RSV30 | AL2 | 0 | DIS DVDD_3P3 | Reserved. (Leave unconnected, do not connect to power or ground.) |

⁽¹⁾ I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal.

⁽²⁾ IPD = Internal Pulldown Enabled, IPU = Internal Pullup Enabled, DIS = Internal Pull Disabled. This represents the default state of the internal pull after reset. For more detailed information on pullup/pulldown resistors and situations where external pullup/pulldown resistors are required, see Section 4.2.1, Pullup/Pulldown Resistors.

³⁾ Specifies the operating I/O supply voltage for each signal.



Table 3-32. Reserved Terminal Functions (continued)

| SIGNAL | | TYPE ⁽¹⁾ | OTHER ⁽²⁾ (3) | DESCRIPTION |
|--------|------|---------------------|--------------------------|--|
| NAME | NO. | ITPE\/ | | DESCRIPTION |
| RSV31 | AK1 | 0 | DIS DVDD_3P3 | Reserved. (Leave unconnected, <i>do not</i> connect to power or ground.) |
| RSV32 | AL1 | 0 | DIS DVDD_3P3 | Reserved. (Leave unconnected, <i>do not</i> connect to power or ground.) |
| RSV33 | AM29 | I | IPD DVDD_3P3 | Reserved. (Leave unconnected, <i>do not</i> connect to power or ground.) |
| RSV34 | AL28 | ı | IPD DVDD_3P3 | Reserved. (Leave unconnected, <i>do not</i> connect to power or ground.) |
| RSV35 | AL29 | ı | IPD DVDD_3P3 | Reserved. (Leave unconnected, <i>do not</i> connect to power or ground.) |
| RSV36 | AN29 | ı | IPD DVDD_3P3 | Reserved. (Leave unconnected, <i>do not</i> connect to power or ground.) |
| RSV37 | AP29 | ı | IPD DVDD_3P3 | Reserved. (Leave unconnected, <i>do not</i> connect to power or ground.) |
| RSV38 | AR29 | 0 | DIS DVDD_3P3 | Reserved. (Leave unconnected, <i>do not</i> connect to power or ground.) |
| RSV39 | AT29 | 0 | DIS DVDD_3P3 | Reserved. (Leave unconnected, <i>do not</i> connect to power or ground.) |
| RSV40 | AT28 | 0 | DIS DVDD_3P3 | Reserved. (Leave unconnected, do not connect to power or ground.) |
| RSV41 | AU21 | 0 | - | Reserved. (Leave unconnected, <i>do not</i> connect to power or ground.) |
| RSV42 | AJ1 | I/O | IPU DVDD_3P3 | Reserved. (Leave unconnected, <i>do not</i> connect to power or ground.) |
| RSV43 | AK2 | I/O | IPU DVDD_3P3 | Reserved. (Leave unconnected, do not connect to power or ground.) |
| RSV44 | AH8 | 0 | DIS DVDD_3P3 | Reserved. (Leave unconnected, <i>do not</i> connect to power or ground.) |
| RSV45 | AJ2 | 0 | DIS DVDD_3P3 | Reserved. (Leave unconnected, <i>do not</i> connect to power or ground.) |
| RSV46 | AK3 | 0 | DIS DVDD_3P3 | Reserved. (Leave unconnected, <i>do not</i> connect to power or ground.) |
| RSV47 | AJ3 | 0 | DIS DVDD_3P3 | Reserved. (Leave unconnected, do not connect to power or ground.) |
| RSV48 | AJ4 | I | IPD DVDD_3P3 | Reserved. (Leave unconnected, do not connect to power or ground.) |
| RSV49 | AJ5 | I | IPD DVDD_3P3 | Reserved. (Leave unconnected, <i>do not</i> connect to power or ground.) |
| RSV50 | AJ6 | I | IPD DVDD_3P3 | Reserved. (Leave unconnected, <i>do not</i> connect to power or ground.) |
| RSV51 | AB13 | I | IPD DVDD_3P3 | Reserved. (Leave unconnected, <i>do not</i> connect to power or ground.) |
| RSV52 | AE21 | S | - | Reserved. For proper device operation, this pin should be connected to a 1.0-V power supply. |
| RSV53 | AG22 | S | - | Reserved. For proper device operation, this pin should be connected to a 1.8-V power supply. |
| RSV54 | AG23 | S | - | Reserved. For proper device operation, this pin should be connected to a 1.8-V power supply. |
| RSV55 | AH23 | S | - | Reserved. For proper device operation, this pin should be connected to a 1.8-V power supply. |
| RSV56 | AJ23 | S | - | Reserved. For proper device operation, this pin should be connected to a 1.8-V power supply. |
| RSV57 | AK22 | GND | - | Reserved. For proper device operation, this pin \textbf{must} be tied directly to V_{SS} . |
| RSV58 | AL22 | GND | - | Reserved. For proper device operation, this pin \textbf{must} be tied directly to V_{SS} . |



Table 3-32. Reserved Terminal Functions (continued)

| SIGNAL | SIGNAL | | OTHER ⁽²⁾ (3) | DESCRIPTION | |
|--------|--------|---------------------|--------------------------|--|--|
| NAME | NO. | TYPE ⁽¹⁾ | OTHER | DESCRIPTION | |
| RSV59 | AM22 | GND | - | Reserved. For proper device operation, this pin \textit{must} be tied directly to V_{SS} . | |
| RSV60 | AM21 | GND | - | Reserved. For proper device operation, this pin \textit{must} be tied directly to V_{SS} . | |
| RSV61 | AN21 | GND | - | Reserved. For proper device operation, this pin ${\it must}$ be tied directly to ${\it V}_{\it SS}.$ | |

110



3.2.23 Supply Voltages

Table 3-33. Supply Terminal Functions

| SIGN | SIGNAL (1) | | | | |
|-----------------|---|---------------------|-------|--|--|
| NAME | NO. | TYPE ⁽¹⁾ | OTHER | DESCRIPTION | |
| VREFSSTL_DDR[0] | A17 | S | - | Reference Power Supply DDR[0]: 0.75-V for DDR3 memory type 0.9-V for DDR2 memory type | |
| VREFSSTL_DDR[1] | A21 | S | - | Reference Power Supply DDR[1] 0.75-V for DDR3 memory type 0.9-V for DDR2 memory type | |
| CVDD | AD22, AD21, AD20, AD19, AD18, AD17, AD16, AC22, AC21, AC20, AC19, AC18, AC17, AC16, AB24, AB23, AB22, AB21, AB20, AB19, AB18, AB17, AB16, AB15, AB14, T24, T23, T22, T21, T20, T19, T18, T17, T16, T15, T14, R22, R21, R20, R19, R18, R17, R16, P22, P21, P20, P19, P18, P17, P16 | S | - | Variable Core Voltage Supply for the Always ON Domain | |
| CVDDC | AE25, AE13, AD24, AD23, AD15, AD14, AC24, AC23, AC15, AC14, R24, R23, R15, R14, P24, P23, P15, P14, N25, N13 | S | - | 1.0-V Constant Power Supply for Memories and PLLs | |
| VDD_USB_0P9 | N27 | S | - | 0.9-V Power Supply for USB PHYs. Note: If the USB is not used, for proper device operation, this pin must be connected to a power supply (0.9 V or CVDDC). | |
| VDDT_SATA | Y34, Y33, V34, V32 | S | - | 1.0-V Power Supply for SATA Termination and Analog Front End Note: If the SATA is not used, for proper device operation, these pins <i>must</i> be connected to a 1.0-V power supply. | |
| VDDT_PCIE | Y30, Y28, AB32, AB29, AB27 | S | - | 1.0-V Power Supply for PCIe Termination and Analog Front End Note: If the PCIe is not used, these pins should be connected to a 1.0-V power supply. | |
| VDDA_PLL | B18, A18 | S | - | 1.5-V Analog Power Supply for PLLs | |
| VDDA_HDMI | AR27, AP24, AP23, AN24, AN23 | S | - | 1.0-V Analog Power Supply for HDMI Note: If the HDMI is not used, these pins should be connected to a 1.0-V power supply. | |
| VDDA_HD_1P0 | AG21 | S | - | 1.0-V Analog Power Supply for VDAC HD DAC Note: If the HD DAC is not used, this pin should be connected to a 1.0-V power supply. | |
| VDDA_SD_1P0 | AG20 | S | - | 1.0-V Analog Power Supply for VDAC SD DAC Note: If the SD DAC is not used, this pin should be connected to a 1.0-V power supply. | |

⁽¹⁾ I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal.



Table 3-33. Supply Terminal Functions (continued)

| SIGNA | \L | ->(1) | | |
|---------------|---|---------------------|-------|---|
| NAME | NO. | TYPE ⁽¹⁾ | OTHER | DESCRIPTION |
| VDDR_SATA | V25, U25 | S | - | 1.5-V Regulator Power Supply for SATA Note: If the SATA is not used, for proper device operation, these pins <i>must</i> be connected to a 1.5-V power supply. |
| VDDR_PCIE | Y25, W25 | S | - | 1.5-V Regulator Power Supply for PCIe Note: If the PCIe is not used, for proper device operation, these pins <i>must</i> be connected to a 1.5-V power supply. |
| DVDD_DDR[0] | L19, L18, L17, L16, L15, L14, K19, K18, K17, K16, K15, K14, J18, J17, J16, J15, J14, E11, A11, E1, A2 | S | - | Power Supply for DDR[0] I/Os: 1.5-V for DDR3 memory type 1.8-V for DDR2 memory type |
| DVDD_DDR[1] | L24, L23, L22, L21, L20, K24, K23, K22, K21, K20, J24, J23, J22, J21, J20, J19, E27, D37, A36, A27 | Ø | - | 1.5-V Power Supply for DDR[1] I/Os: 1.5-V for DDR3 memory type 1.8-V for DDR2 memory type |
| DEVOSC_DVDD18 | E19 | S | - | 1.8-V Power Supply for Device Oscillator Note : If the oscillator is not used, this pin should be connected to the 1.8-V power supply (DVDD1P8). |
| VDD_USB0_1P8 | R25 | S | - | 1.8-V Power Supply for USB0 Note: If the USB is not used, for proper device operation, this pin must be connected to a 1.8-V power supply, or when the USB PHY is not used, this pin can be optionally connected to CVDDC. |
| VDD_USB1_1P8 | T25 | S | - | 1.8-V Power Supply for USB1 Note: If the USB is not used, for proper device operation, this pin must be connected to a 1.8-V power supply, or when the USB PHY is not used, this pin can be optionally connected to CVDDC. |
| DVDD1P8 | AJ20, AJ24 | S | - | 1.8-V Power Supply |
| VDDA_REF_1P8 | AT22 | S | - | 1.8-V Reference Power Supply for VDAC Note: If the VDAC is not used, these pins should be connected to a 1.8-V power supply. |
| VDDA_HD_1P8 | AJ22, AH22 | S | - | 1.8-V Analog Power Supply for VDAC HD DAC Note: If the HD DAC is not used, these pins should be connected to a 1.8-V power supply. |
| VDDA_SD_1P8 | AJ21, AH21, AH20 | S | - | 1.8-V Analog Power Supply for VDAC SD DAC Note: If the SD DAC is not used, these pins should be connected to a 1.8-V power supply. |



Table 3-33. Supply Terminal Functions (continued)

| SIGNAL | | TVDE (1) | OTHER | DESCRIPTION |
|--------------|--|---------------------|-------|-----------------------------|
| NAME | NO. | TYPE ⁽¹⁾ | OTHER | DESCRIPTION |
| DVDD_3P3 | AU29, AU11, AU2, AN37, AN27, AN11, AN1, AJ17, AJ16, AJ15, AJ14, AH17, AH16, AH15, AH14, AG33, AG17, AG16, AG15, AG14, AE29, AE28, AE27, AD29, AD28, AD27, AD11, AD10, AD9, AC29, AC28, AC27, AC11, AC10, AC9, AB11, AB10, AB9, AA11, AB10, AB9, AA11, AS10, AS9, AS11, AS10, AS1, AS10, AS10, AS1, AS10, AS1, AS10, AS10, AS10 | S | - | 3.3-V Power Supply |
| VDD_USB0_3P3 | T29, R29 | S | - | 3.3-V Power Supply for USB0 |
| VDD_USB1_3P3 | T30, R30 | S | - | 3.3-V Power Supply for USB1 |



3.2.24 Ground Pins (V_{SS})

Table 3-34. Ground Terminal Functions

| S | SIGNAL | | OTHER | DESCRIPTION |
|------|--|---------------------|-------|--------------|
| NAME | NO. | TYPE ⁽¹⁾ | OTHER | DESCRIPTION |
| VSS | AU28, AU23, AU12, AU1, AT23, AR25, AR24, AR23, AR15, AP37, AP15, AN15, AN14, AM31, AM25, AM24, AM23, AM19, AM18, AM17, AM16, AM15, AM7, AM1, AL32, AL31, AL24, AL23, AL19, AL18, AL17, AL16, AL15, AL7, AL6, AK27, AK24, AK23, AK19, AK18, AK17, AK16, AK15, AK11, AJ25, AJ18, AG30, AG26, AG12, AG8, AG5, AF27, AF11, AE20, AE19, AE18, AE17, AD34, AD33, AD32, AD31, AD30, AD7, AD6, AD5, AC34, AC33, AC32, AC31, AC30, AC8, AC7, AC6, AC4, AC3, AB37, AB35, AB8, AB7, AB6, AB1, AA24, AA23, AA22, AA21, AA20, AA19, AA18, AA17, AA16, AA15, AA14, AA13, AA8, AA7, AA6, AA5, Y37, Y36, Y32, Y31, Y24, Y23, Y22, Y21, Y20, Y19, Y18, Y17, Y16, Y15, Y14, Y13, Y8, Y7, Y6, Y5, Y4, W24, W23, W22, W21, W20, W19, W18, W17, W16 | GND | - | Ground (GND) |



Table 3-34. Ground Terminal Functions (continued)

| ; | SIGNAL | TYPE ⁽¹⁾ OTHER | | DESCRIPTION |
|--------------|--|---------------------------|-------|--------------------------------|
| NAME | NO. | ITPE | OTHER | DESCRIPTION |
| VSS | W15, W14, W13, W9, W8, W7, W6, V28, V27, V24, V23, V22, V21, V20, V19, V18, V17, V16, V15, V14, V13, V9, V8, V7, V6, V5, V4, U24, U23, U22, U21, U20, U18, U17, U16, U15, U14, U13, U8, U7, U6, U5, T35, T34, T33, T8, T7, T6, R33, R32, R31, R8, R7, R6, R4, R3, P31, P7, P6, P5, P4, N18, M27, M11, L33, L26, L12, L8, K37, K1, H27, H24, H23, H22, H21, H20, H19, H18, H17, H16, H15, H14, H11, G32, G31, G24, G23, G22, G21, G20, G18, G17, G16, G15, G14, G7, G6, F31, F24, F23, F22, F21, F17, F16, F15, F14, F7, E37, E24, E14, D1, C23, C21, C17, C15, A37, A28, A10, A1 | GND | - | Ground (GND) |
| VSSA_PLL | U19, B20, A20 | GND | - | Analog GND for PLLs |
| VSSA_HD | AK21, AK20, AL21 | GND | - | Analog GND for VDAC HD DAC |
| VSSA_SD | AU19, AM20, AN20, AL20 | GND | - | Analog GND for VDAC SD DAC |
| VSSA_REF_1P8 | AU22 | GND | - | Reference GND for VDAC (1.8 V) |
| DEVOSC_VSS | B19 | GND | - | Ground for Device Oscillator |

Submit Documentation Feedback Product Folder Link(s): TMS320C6A8168 TMS320C6A8167



4 Device Configurations

4.1 Control Module

The device control module includes status and control logic not addressed within the peripherals or the remainder of the device infrastructure. This module is the primary point of control for the following areas of the device:

- Functional I/O multiplexing
- Device status
- Static device configuration
- Open-core protocol (OCP) interface for standard and customer programmable e-Fuse bit shift registers.

The control module primarily implements a bank of registers accessible (read/write) by the software along with some read-only registers carrying status information. Most register bits are exported as control signals for other logic blocks on the device. Certain control module registers have default values based upon the device type as decoded from e-Fuse.

The read/write registers can be divided into the following classes:

- Static device configuration registers
- · Status and configuration registers
- Boot registers

Table 4-1 shows the general register groupings and Table 4-2 through Table 4-4 provide register summaries for each group.

Table 4-1. Control Module Register Map

| ADDRESS OFFSET | REGISTER GROUP | SEE |
|-----------------|--------------------------------|-------------|
| 0x0000 - 0x0020 | OCP Configuration registers | Table 4-2 |
| 0x0024 - 0x003C | Reserved | |
| 0x0040 - 0x00FC | Device Boot registers | Table 4-6 |
| 0x0300 - 0x03FC | Reserved | |
| 0x0400 - 0x05FC | PLL Control registers | Table 4-3 |
| 0x0600 - 0x07FC | Device Configuration registers | Table 4-4 |
| 0x0800 - 0x0FFC | PAD Control registers | Section 4.4 |

Table 4-2. OCP Configuration Registers Summary

| HEX ADDRESS | ACRONYM | REGISTER NAME |
|---------------------------|-------------------|--------------------------------|
| 0x4814 0000 | CONTROL_REVISION | Control module Revision number |
| 0x4814 0004 - 0x4814 000C | - | Reserved |
| 0x4814 0010 | CONTROL_SYSCONFIG | Idle mode parameters |
| 0x4814 0014 - 0x4814 003C | ū | Reserved |

Table 4-3. PLL Control Registers Summary

| HEX ADDRESS | ACRONYM | REGISTER NAME |
|-------------|---------------|---------------------------------|
| 0x4814 0400 | MAINPLL_CTRL | Main PLL base frequency control |
| 0x4814 0404 | MAINPLL_PWD | Main PLL clock output powerdown |
| 0x4814 0408 | MAINPLL_FREQ1 | Main Clock 1 fractional divider |
| 0x4814 040C | MAINPLL_DIV1 | Main Clock 1 post divider |
| 0x4814 0410 | MAINPLL_FREQ2 | Main Clock 2 fractional divider |



Table 4-3. PLL Control Registers Summary (continued)

| HEX ADDRESS | ACRONYM | REGISTER NAME |
|---------------------------|----------------|--|
| 0x4814 0414 | MAINPLL_DIV2 | Main Clock 2 post divider |
| 0x4814 0418 | MAINPLL_FREQ3 | Main Clock 3 fractional divider |
| 0x4814 041C | MAINPLL_DIV3 | Main Clock 3 post divider |
| 0x4814 0420 | MAINPLL_FREQ4 | Main Clock 4 fractional divider |
| 0x4814 0424 | MAINPLL_DIV4 | Main Clock 4 post divider |
| 0x4814 0428 | MAINPLL_FREQ5 | Main Clock 5 fractional divider |
| 0x4814 042C | MAINPLL_DIV5 | Main Clock 5 post divider |
| 0x4814 0430 | - | Reserved |
| 0x4814 0434 | MAINPLL_DIV6 | Main Clock 6 post divider |
| 0x4814 0438 | - | Reserved |
| 0x4814 043C | MAINPLL_DIV7 | Main Clock 7 post divider |
| 0x4814 0440 | DDRPLL_CTRL | DDR PLL base frequency control |
| 0x4814 0444 | DDRPLL_PWD | DDR PLL clock output powerdown |
| 0x4814 0448 | - | Reserved |
| 0x4814 044C | DDR_PLL_DIV1 | DDR Clock 1 post divider |
| 0x4814 0450 | DDRPLL_FREQ2 | DDR Clock 2 fractional divider |
| 0x4814 0454 | DDR PLL DIV2 | DDR Clock 2 post divider |
| 0x4814 0458 | DDRPLL_FREQ3 | DDR Clock 3 fractional divider |
| 0x4814 045C | DDR_PLL_DIV3 | DDR Clock 3 post divider |
| 0x4814 0460 | DDRPLL_FREQ4 | DDR Clock 4 fractional divider |
| 0x4814 0464 | DDR_PLL_DIV4 | DDR Clock 4 post divider |
| 0x4814 0468 | DDRPLL_FREQ5 | DDR Clock 5 fractional divider |
| 0x4814 046C | DDR_PLL_DIV5 | DDR Clock 5 post divider |
| 0x4814 0470 | VIDEOPLL_CTRL | Video PLL base frequency control |
| 0x4814 0474 | VIDEOPLL_PWD | Video PLL clock output powerdown |
| 0x4814 0478 | VIDEOPLL_FREQ1 | Video Clock 1 fractional divider |
| 0x4814 047C | VIDEOPLL_DIV1 | Video Clock 1 post divider |
| 0x4814 0480 | VIDEOPLL_FREQ2 | Video Clock 2 fractional divider |
| 0x4814 0484 | VIDEOPLL_DIV2 | Video Clock 2 post divider |
| 0x4814 0488 | VIDEOPLL_FREQ3 | Video Clock 3 fractional divider |
| 0x4814 048C | VIDEOPLL_DIV3 | Video Clock 3 post divider |
| 0x4814 0490 - 0x4814 049C | - | Reserved |
| 0x4814 04A0 | AUDIOPLL_CTRL | Audio PLL base frequency control |
| 0x4814 04A4 | AUDIOPLL PWD | Audio PLL clock output powerdown |
| 0x4814 04A8 | - | Reserved |
| 0x4814 04AC | _ | Reserved |
| 0x4814 04B0 | AUDIOPLL_FREQ2 | Audio Clock 2 fractional divider |
| 0x4814 04B4 | AUDIOPLL_DIV2 | Audio Clock 2 post divider |
| 0x4814 04B8 | AUDIOPLL_FREQ3 | Audio Clock 3 fractional divider |
| 0x4814 04BC | AUDIOPLL_DIV3 | Audio Clock 3 post divider |
| 0x4814 04C0 | AUDIOPLL FREQ4 | Audio Clock 3 post divider Audio Clock 4 fractional divider |
| 0x4814 04C4 | AUDIOPLL_DIV4 | Audio Clock 4 mactional divider Audio Clock 4 post divider |
| 0x4814 04C8 | AUDIOPLL_FREQ5 | Audio Clock 4 post divider Audio Clock 5 fractional divider |
| 0x4814 04C6 | AUDIOPLL_PREQ5 | Audio Clock 5 fractional divider Audio Clock 5 post divider |
| 0x4814 04D0 - 0x4814 05FC | AUDIOI EE_DIVU | Reserved |



Table 4-4. Device Configuration Registers Summary

| HEX ADDRESS | ACRONYM | REGISTER NAME |
|---------------------------|------------------|--|
| 0x4814 0600 | DEVICE_ID | Device Identification |
| 0x4814 0604 | - | Reserved |
| 0x4814 0608 | INIT_PRESSURE_0 | L3 Initiator Pressure |
| 0x4814 060C | INIT_PRESSURE_1 | L3 Initiator Pressure |
| 0x4814 0610 | MMU_CFG | System MMU Configuration |
| 0x4814 0614 | TPTC_CFG | Transfer Controller Configuration |
| 0x4814 0618 | DDR_CTRL | DDR Interface Control |
| 0x4814 061C | DSP_IDLE_CFG | DSP Standby/Idle Management Configuration |
| 0x4814 0620 | USB_CTRL | USB Control |
| 0x4814 0624 | USBPHY_CTRL0 | USB0 Phy Control |
| 0x4814 0628 | - | Reserved |
| 0x4814 062C | USBPHY_CTRL1 | USB1 Phy Control |
| 0x4814 0630 | MAC_ID0_LO | Ethernet MAC Address 0 |
| 0x4814 0634 | MAC_ID0_HI | Ethernet MAC Address 0 |
| 0x4814 0638 | MAC_ID1_LO | Ethernet MAC Address 1 |
| 0x4814 063C | MAC_ID1_HI | Ethernet MAC Address 1 |
| 0x4814 0640 | PCIE_CFG | PCIe Module Configuration |
| 0x4814 0644 | - | Reserved |
| 0x4814 0648 | CLK_CTRL | Input Oscillator Control |
| 0x4814 064C | AUDIO_CTRL | Audio Control |
| 0x4814 0650 | DSPMEM_SLEEP | DSP Memory Sleep Mode Configuration |
| 0x4814 0654 | OCMEM_SLEEP | On-Chip Memory Sleep Mode Configuration |
| 0x4814 0658 - 0x4814 065C | - | Reserved |
| 0x4814 0660 | HD_DAC_CTRL | HD DAC Control |
| 0x4814 0664 | HD_DACA_CAL | HD DAC A Calibration |
| 0x4814 0668 | HD_DACB_CAL | HD DAC B Calibration |
| 0x4814 066C | HD_DACC_CAL | HD DAC C Calibration |
| 0x4814 0670 | SD_DAC_CTRL | SD DAC Control |
| 0x4814 0674 | SD_DACA_CAL | SD DAC A Calibration |
| 0x4814 0678 | SD_DACB_CAL | SD DAC B Calibration |
| 0x4814 067C | SD_DACC_CAL | SD DAC C Calibration |
| 0x4814 0680 | SD_DACD_CAL | SD DAC D Calibration |
| 0x4814 068C | BANDGAP_CTRL | DAC Band-gap Control |
| 0x4814 0690 | HW_EVT_SEL_GRP1 | System Trace Hardware Event Select Group 1 |
| 0x4814 0694 | HW_EVT_SEL_GRP2 | System Trace Hardware Event Select Group 2 |
| 0x4814 0698 | HW_EVT_SEL_GRP3 | System Trace Hardware Event Select Group 3 |
| 0x4814 069C | HW_EVT_SEL_GRP4 | System Trace Hardware Event Select Group 4 |
| 0x4814 06A0 - 0x4814 06F4 | - | Reserved |
| 0x4814 06F8 | HDMI_OBSCLK_CTRL | HDMI Observe Clock Control |
| 0x4814 06FC | SERDES_CTRL | Serdes Control |
| 0x4814 0700 | UCB_CLK_CTL | USB Clock Control |
| 0x4814 0704 | PLL_OBSCLK_CTRL | PLL Observe Clock Control |
| 0x4814 0708 | - | Reserved |
| 0x4814 070C | DDR_RCD | RCD Power Enable/Disable |
| 0x4814 0710 - 0x4814 07FC | - | Reserved |



4.2 Debugging Considerations

4.2.1 Pullup/Pulldown Resistors

Proper board design should ensure that input pins to the device always be at a valid logic level and not floating. This may be achieved via pullup/pulldown resistors. The device features internal pullup (IPU) and internal pulldown (IPD) resistors on most pins to eliminate the need, unless otherwise noted, for external pullup/pulldown resistors.

An external pullup/pulldown resistor needs to be used in the following situations:

- Boot and Configuration Pins: If the pin is both routed out and 3-stated (not driven), an external
 pullup/pulldown resistor is strongly recommended, even if the IPU/IPD matches the desired
 value/state.
- Other Input Pins: If the IPU/IPD does not match the desired value/state, use an external pullup/pulldown resistor to pull the signal to the opposite rail.

For the boot and configuration pins (listed in Table 3-1, Boot Terminal Functions), if they are both routed out and 3-stated (not driven), it is **strongly recommended** that an external pullup/pulldown resistor be implemented. Although, internal pullup/pulldown resistors exist on these pins and they may match the desired configuration value, providing external connectivity can help ensure that valid logic levels are latched on these device boot and configuration pins. In addition, applying external pullup/pulldown resistors on the boot and configuration pins adds convenience to the user in debugging and flexibility in switching operating modes.

Tips for choosing an external pullup/pulldown resistor:

- Consider the total amount of current that may pass through the pullup or pulldown resistor. Make sure
 to include the leakage currents of all the devices connected to the net, as well as any internal pullup or
 pulldown resistors.
- Decide a target value for the net. For a pulldown resistor, this should be below the lowest V_{IL} level of all inputs connected to the net. For a pullup resistor, this should be above the highest V_{IH} level of all inputs on the net. A reasonable choice would be to target the V_{OL} or V_{OH} levels for the logic family of the limiting device; which, by definition, have margin to the V_{II} and V_{IH} levels.
- Select a pullup/pulldown resistor with the largest possible value; but, which can still ensure that the net
 will reach the target pulled value when maximum current from all devices on the net is flowing through
 the resistor. The current to be considered includes leakage current plus, any other internal and
 external pullup/pulldown resistors on the net.
- For bidirectional nets, there is an additional consideration which sets a lower limit on the resistance value of the external resistor. Verify that the resistance is small enough that the weakest output buffer can drive the net to the opposite logic level (including margin).
- · Remember to include tolerances when selecting the resistor value.
- For pullup resistors, also remember to include tolerances on the DV_{DD} rail.

For most systems, a 1-k Ω resistor can be used to oppose the IPU/IPD while meeting the above criteria. Users should confirm this resistor value is correct for their specific application.

For most systems, a $20\text{-k}\Omega$ resistor can be used to compliment the IPU/IPD on the boot and configuration pins while meeting the above criteria. Users should confirm this resistor value is correct for their specific application.

For most systems, a $20-k\Omega$ resistor can also be used as an external PU/PD on the pins that have IPUs/IPDs disabled and require an external PU/PD resistor while still meeting the above criteria. Users should confirm this resistor value is correct for their specific application.

For more detailed information on input current (I_I), and the low-/high-level input voltages (V_{IL} and V_{IH}), see Section 6.3, Electrical Characteristics Over Recommended Ranges of Supply Voltage and Operating Temperature.



For the internal pullup/pulldown resistors for all device pins, see the peripheral/system-specific terminal functions tables in Section 3.2.

4.3 Boot Sequence

The boot sequence is a process by which the device's memory is loaded with program and data sections, and by which some of the device's internal registers are programmed with predetermined values. The boot sequence is started automatically after each device-level global reset. For more details on device-level global resets, see Section 7.2. There are several methods by which the memory and register initialization can take place. Each of these methods is referred to as a boot mode. The boot mode to be used is selected at reset. The device is booted through multiple means—primary bootloaders within internal ROM or EMIF4, and secondary user bootloaders from peripherals or external memories. The maximum size of the boot image is 255KB (ROM uses 1KB internally). Boot modes, pin configurations, and register configurations required for booting the device, are described in the following subsections.

The following boot modes are supported:

- NOR Flash boot (muxed and non-muxed, 8-bit or 16-bit)
- NAND Flash boot (SLC and MLC with BCH ECC, 8-bit or 16-bit)
- SPI boot (EEPROM or Flash, SPI mode 3, 24-bit)
- SD boot (SD cards)
- EMAC boot (TFTP client)
- UART boot (X-modem client)
- PCle boot (client mode, PCle 32 and PCle 64).

The state of the device after boot is determined by sampling the input states of the BTMODE[4:0] pins when device reset (POR or RESET) is deasserted. The sampled values are latched into the CONTROL_STATUS register, which is part of the system configuration (SYSCFG) module.

The BTMODE [4:0] values determine the boot mode order according to Table 4-5. The first boot mode listed for each BTMODE[4:0] configuration is executed as the primary boot mode. If the primary boot mode fails, the second, third, and fourth boot modes are executed, in that order, until a successful boot is completed.

Additional boot configuration pins determine the following system boot settings as shown in Table 3-1:

- GPMC CS0 Default Bus Width
- GPMC Wait Enable
- GPMC Address/Data Multiplexing.

The GPMC CS0 default operation is determined by the CS0BW, CS0WAIT, and CS0MUX[1:0] inputs.

For more detailed information on booting the device, see the *TMS320C6A816x C6000 DSP+ARM Processors Technical Reference Manual* (literature number SPRUGX9).



Table 4-5. Boot Mode Order

| ME | | E[4] = 1 NG PREFERR | ED | PER | | E[4] = 0 TING PREFER | RED | BTMODE[3:0] |
|--------------------------|----------|------------------------|----------|--------------------------|------------------------|-------------------------|--------------------|-------------|
| FIRST | SECOND | THIRD | FOURTH | FIRST | SECOND | THIRD | FOURTH | |
| XIP ⁽¹⁾ | UART | EMAC | SD | RESERVED | RESERVED | RESERVED | RESERVED | 0000 |
| XIPWAIT ⁽¹⁾ | UART | EMAC | SD | UART | XIPWAIT ⁽¹⁾ | SD | SPI | 0001 |
| NAND | NANDI2C | SPI | UART | UART | SPI | NAND | NANDI2C | 0010 |
| NAND | NANDI2C | SD | UART | UART | SPI | XIP ⁽¹⁾ | SD | 0011 |
| NAND | NANDI2C | SPI | EMAC | EMAC | SPI | NAND | NANDI2C | 0100 |
| NANDI2C | SD | EMAC | UART | RESERVED | RESERVED | RESERVED | RESERVED | 0101 |
| SPI | SD | UART | EMAC | RESERVED | RESERVED | RESERVED | RESERVED | 0110 |
| SD | SPI | UART | EMAC | EMAC | SD | SPI | XIP ⁽¹⁾ | 0111 |
| SPI | SD | PCIE_32 | RESERVED | PCIE_32 | RESERVED | RESERVED | RESERVED | 1000 |
| SPI | SD | PCIE_64 | RESERVED | PCIE_64 | RESERVED | RESERVED | RESERVED | 1001 |
| RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | 1010 |
| RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | 1011 |
| RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | 1100 |
| RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | 1101 |
| RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | RESERVED | 1110 |
| GP Fast External Boot | EMAC | UART | PCIE_32 | GP Fast External Boot | UART | EMAC | PCIE_64 | 1111 |

⁽¹⁾ GPMC CS0 eXecute In Place (XIP) and eXecute In Place with Wait Monitoring (XIPWAIT) boot for NOR/OneNAND/ROM. For details, see the TMS320C6A816x C6000 DSP+ARM Processors Technical Reference Manual (literature number SPRUGX9).

4.3.1 Boot Mode Registers

For details on the boot mode registers, see the *TMS320C6A816x C6000 DSP+ARM Processors Technical Reference Manual* (literature number SPRUGX9).

Table 4-6. Device Boot Registers Summary

| HEX ADDRESS | ACRONYM | REGISTER NAME |
|---------------------------|----------------|-------------------------|
| 0x4814 0040 | CONTROL_STATUS | Device Status |
| 0x4814 0044 | BOOTSTAT | Device Boot Status |
| 0x4814 0048 | DSPBOOTADDR | DSP Boot Address Vector |
| 0x4814 004C - 0x4814 007C | - | Reserved |

4.4 Pin Multiplexing Control

Device-level pin multiplexing is controlled on a pin-by-pin basis by the MUXMODE bits of the PINCTRL1 - PINCTRL321 registers in the SYSCFG module. The default state for each multiplexed pin is MUXMODE = 0x000.

Pin multiplexing selects which of several peripheral pin functions control the pin's IO buffer output data values.

The input from each pin is routed to all of the peripherals that share the pin, regardless of the MUXMODE setting. For details, see the table below and the MUXED column in the each of the Terminal Functions tables in Section 3.2.



4.4.1 PINCTRLx Register Descriptions

Table 4-7. PINCTRLx Register Definition

| Bit | Field | Value | Description |
|------|-------------|-------|------------------------------------|
| 31:5 | Reserved | | Reserved; Read returns 0 |
| 4 | PULLTYPESEL | | Pad Pullup/Pulldown Type Selection |
| | | 0 | Pulldown selected |
| | | 1 | Pullup selected |
| 3 | PULLDIS | | Pad Pullup/Pulldown Disable |
| | | 0 | Pullup/Pulldown enabled |
| | | 1 | Pullup/Pulldown disabled |
| 2:0 | MUXMODE | | Pad Functional Signal Mux Select |

Table 4-8. PINCTRLx Registers

| HEX ADDRESS | REGISTER NAME | PULLTYPESEL | PULLDIS | | MUXMO | DDE[2:0] | |
|--------------|---------------|-------------|---------|-----|--|--|--|
| TIEX ADDRESS | REGISTER NAME | FOLETTFESEE | FULLDIS | 000 | 001 | 010 | 011 |
| 0x4814 0800 | PINCTRL1 | 0 | 0 | | | | |
| 0x4814 0804 | PINCTRL2 | 0 | 0 | | | | |
| 0x4814 0808 | PINCTRL3 | 0 | 0 | | | | |
| 0x4814 080C | PINCTRL4 | 0 | 0 | | | | |
| 0x4814 0810 | PINCTRL5 | 0 | 0 | | | | |
| 0x4814 0814 | PINCTRL6 | 0 | 0 | | VOUT[1]_C[3] | VIN[1]A_D[9] | |
| 0x4814 0818 | PINCTRL7 | 0 | 0 | | VOUT[1]_C[4] | VIN[1]A_D[10] | |
| 0x4814 081C | PINCTRL8 | 0 | 0 | | VOUT[1]_C[5] | VIN[1]A_D[11] | |
| 0x4814 0820 | PINCTRL9 | 0 | 0 | | VOUT[1]_C[6] | VIN[1]A_D[12] | |
| 0x4814 0824 | PINCTRL10 | 0 | 0 | | VOUT[1]_C[7] | VIN[1]A_D[13] | |
| 0x4814 0828 | PINCTRL11 | 0 | 0 | | VIN[1]A_D[14] | | |
| 0x4814 082C | PINCTRL12 | 0 | 0 | | VIN[0]A_D[20] | VIN[0]B_DE | |
| 0x4814 0830 | PINCTRL13 | 0 | 0 | | VIN[0]A_D[21] | VIN[0]B_FLD | |
| 0x4814 0834 | PINCTRL14 | 0 | 0 | | VIN[0]A_D[22] | VIN[0]B_VSYNC | |
| 0x4814 0838 | PINCTRL15 | 0 | 0 | | VIN[0]A_D[23] | VIN[0]B_HSYNC | |
| 0x4814 083C | PINCTRL16 | 0 | 0 | | VOUT[1]_Y_YC[6] | VIN[1]A_D[4] | |
| 0x4814 0840 | PINCTRL17 | 0 | 0 | | VOUT[1]_Y_YC[7] | VIN[1]A_D[5] | |
| 0x4814 0844 | PINCTRL18 | 0 | 0 | | VOUT[1]_Y_YC[8] | VIN[1]A_D[6] | |
| 0x4814 0848 | PINCTRL19 | 0 | 0 | | VOUT[1]_Y_YC[9] | VIN[1]A_D[7] | |
| 0x4814 084C | PINCTRL20 | 0 | 0 | | VOUT[1]_C[2] | VIN[1]A_D[8] | |
| 0x4814 0850 | PINCTRL21 | 0 | 0 | | VOUT[1]_HSYNC (silicon revision 1.x) | VIN[1]A_D[15] | |
| 0.4014 0000 | FINCTIVEZT | Ü | U | | DAC_VOUT[1]_HSYNC (silicon revision 2.x) | VIN[1]A_D[10] | |
| 0x4814 0854 | PINCTRL22 | 0 | 0 | | VIN[0]A_D[16] | VIN[1]A_HSYNC | VOUT[1]_FLD |
| 0x4814 0858 | PINCTRL23 | 0 | 0 | | VIN[0]A_D[17] | VIN[1]A_VSYNC | VOUT[1]_VSYNC (silicon revision 1.x) |
| | | | | | | | DAC_VOUT[1]_VSYNC (silicon revision 2.x) |
| 0x4814 085C | PINCTRL24 | 0 | 0 | | VIN[0]A_D[18] | VIN[1]A_FLD | VOUT[1]_C[8] |
| 0x4814 0860 | PINCTRL25 | 0 | 0 | | VIN[0]A_D[19] | VIN[1]A_DE | VOUT[1]_C[9] |
| 0x4814 0864 | PINCTRL26 | 0 | 0 | | VOUT[0]_R_CR[0] | VOUT[1]_C[8] | VOUT[1]_CLK |
| 0x4814 0868 | PINCTRL27 | 0 | 0 | | VOUT[0]_B_CB_C[0] | VOUT[1]_C[9] | VIN[1]B_HSYNC_DE |
| 0x4814 086C | PINCTRL28 | 0 | 0 | | VOUT[0]_B_CB_C[1] | VOUT[1]_HSYNC (silicon revision 1.x) | VOUT[1]_AVID |
| 3,4014 0000 | THOTALLO | Ŭ | Ŭ | | . 56 ([6]_B_6B_0[1] | DAC_VOUT[1]_HSYNC (silicon revision 2.x) | מוואיבון ויססי |
| 0x4814 0870 | PINCTRL29 | 0 | 0 | | VOUT[0]_G_Y_YC[0] | VOUT[1]_VSYNC (silicon revision 1.x) | VIN[1]B_VSYNC |
| 0.4014 0070 | FINOTIVEZ | Ü | U | | VOO1[0]_G_1_10[0] | DAC_VOUT[1]_VSYNC (silicon revision 2.x) | VIIV[1]D_V3114C |
| 0x4814 0874 | PINCTRL30 | 0 | 0 | | VOUT[0]_G_Y_YC[1] | VOUT[1]_FLD | VIN[1]B_FLD |



| HEX ADDRESS | REGISTER NAME | PULLTYPESEL | PULLDIS | | MUXMO | | |
|-------------|---------------|-------------|---------|-----|--|--------------|-----|
| | | | | 000 | 001 | 010 | 011 |
| 0x4814 0878 | PINCTRL31 | 0 | 0 | | VOUT[1]_AVID | VIN[1]B_CLK | |
| 0x4814 087C | PINCTRL32 | 0 | 0 | | VIN[0]A_HSYNC | | |
| 0x4814 0880 | PINCTRL33 | 0 | 0 | | VIN[0]A_VSYNC | | |
| 0x4814 0884 | PINCTRL34 | 0 | 0 | | VIN[0]A_FLD | | |
| 0x4814 0888 | PINCTRL35 | 0 | 0 | | VIN[0]A_DE | | |
| 0x4814 088C | PINCTRL36 | 0 | 0 | | VOUT[0]_HSYNC | | |
| 0x4814 0890 | PINCTRL37 | 0 | 0 | | VOUT[0]_VSYNC | | |
| | | | | | VOUT[0]_FLD | | |
| 0x4814 0894 | PINCTRL38 | 0 | 0 | | (silicon revision 1.x) | | |
| | | | | | DAC_VSYNC_VOUT[0]_ FLD | | |
| | | | | | (silicon revision 2.x) | | |
| | | | | | VOUT[0]_AVID (silicon revision 1.x) | | |
| 0x4814 0898 | PINCTRL39 | 0 | 0 | | DAC_HSYNC_VOUT[0]_ | | |
| | | | | | AVID | | |
| | | | | | (silicon revision 2.x) | | |
| 0x4814 089C | PINCTRL40 | 0 | 0 | | VOUT[0]_R_CR[1] | | |
| 0x4814 08A0 | PINCTRL41 | 0 | 1 | | | | |
| 0x4814 08A4 | PINCTRL42 | 0 | 1 | | | | |
| 0x4814 08A8 | PINCTRL43 | 0 | 1 | | | | |
| 0x4814 08AC | PINCTRL44 | 0 | 1 | | | | |
| 0x4814 08B0 | PINCTRL45 | 0 | 1 | | | | |
| 0x4814 08B4 | PINCTRL46 | 0 | 1 | | VOUT[1]_CLK | VIN[1]A_CLK | |
| 0x4814 08B8 | PINCTRL47 | 0 | 1 | | VOUT[1]_Y_YC[2] | VIN[1]A_D[0] | |
| 0x4814 08BC | PINCTRL48 | 0 | 1 | | VOUT[1]_Y_YC[3] | VIN[1]A_D[1] | |
| 0x4814 08C0 | PINCTRL49 | 0 | 1 | | VOUT[1]_Y_YC[4] | VIN[1]A_D[2] | |
| 0x4814 08C4 | PINCTRL50 | 0 | 1 | | VOUT[1]_Y_YC[5] | VIN[1]A_D[3] | |
| 0x4814 08C8 | PINCTRL51 | 0 | 0 | | EMAC[1]_RXCLK | | |
| 0x4814 08CC | PINCTRL52 | 0 | 0 | | EMAC[1]_RXD[0] | | |
| 0x4814 08D0 | PINCTRL53 | 0 | 0 | | EMAC[1]_RXD[1] | | |
| 0x4814 08D4 | PINCTRL54 | 0 | 0 | | EMAC[1]_RXD[2] | | |
| 0x4814 08D8 | PINCTRL55 | 0 | 0 | | EMAC[1]_RXD[3] | | |
| 0x4814 08DC | PINCTRL56 | 0 | 0 | | EMAC[1]_RXD[4] | | |
| 0x4814 08E0 | PINCTRL57 | 0 | 0 | | EMAC[1]_RXD[5] | | |
| 0x4814 08E4 | PINCTRL58 | 0 | 0 | | EMAC[1]_RXD[6] | | |
| 0x4814 08E8 | PINCTRL59 | 0 | 0 | | EMAC[1]_RXD[7] | | |
| 0x4814 08EC | PINCTRL60 | 0 | 0 | | EMAC[1]_RXDV | | |
| 0x4814 08F0 | PINCTRL61 | 0 | 1 | | EMAC[1]_GMTCLK | | |
| 0x4814 08F4 | PINCTRL62 | 0 | 1 | | EMAC[1]_TXD[0] | | |
| 0x4814 08F8 | PINCTRL63 | 0 | 1 | | EMAC[1]_TXD[1] | | |
| 0x4814 08FC | PINCTRL64 | 0 | 1 | | EMAC[1]_TXD[2] | | |
| 0x4814 0900 | PINCTRL65 | 0 | 1 | | EMAC[1]_TXD[3] | | |
| 0x4814 0904 | PINCTRL66 | 0 | 1 | | EMAC[1]_TXD[4] | | |
| 0x4814 0908 | PINCTRL67 | 0 | 1 | | EMAC[1]_TXD[5] | | |
| 0x4814 090C | PINCTRL68 | 0 | 1 | | EMAC[1]_TXD[6] | | |
| 0x4814 0910 | PINCTRL69 | 0 | 1 | | EMAC[1]_TXD[7] | | |
| 0x4814 0914 | PINCTRL70 | 0 | 1 | | EMAC[1]_TXEN | | |
| 0x4814 0918 | PINCTRL71 | 0 | 1 | | EMAC[1]_TXCLK | | |
| 0x4814 091C | PINCTRL72 | 0 | 1 | | EMAC[1]_COL | | |
| 0x4814 0920 | PINCTRL73 | 0 | 0 | | EMAC[1]_CRS | | |
| 0x4814 0924 | PINCTRL74 | 0 | 1 | | EMAC[1]_RXER | | |
| 0x4814 0928 | PINCTRL75 | 0 | 0 | | | | |
| 0x4814 092C | PINCTRL76 | 0 | 0 | | | | |
| 0x4814 0930 | PINCTRL77 | 0 | 0 | | | | |
| 0x4814 0934 | PINCTRL78 | 0 | 0 | | | | |
| 0x4814 0938 | PINCTRL79 | 0 | 0 | | | | |
| 084014 0930 | FINCIRLIS | U | U | | | | |



| | | | | | MUXMO | | |
|----------------------------|---------------|-------------|---------|-------------------|--------------------|-----------------|-----|
| HEX ADDRESS | REGISTER NAME | PULLTYPESEL | PULLDIS | 000 | 001 | 010 | 011 |
| 0x4814 093C | PINCTRL80 | 0 | 1 | 000 | 001 | 010 | 011 |
| 0x4814 0940 | PINCTRL81 | 0 | 1 | | | | |
| 0x4814 0944 | PINCTRL82 | 0 | 1 | | | | |
| 0x4814 0948 | PINCTRL83 | 0 | 0 | VIN[0]A_CLK | | | |
| 0x4814 094C | | 0 | 0 | | | | |
| | PINCTRL84 | | | VIN[0]B_CLK | | | |
| 0x4814 0950 | PINCTRL85 | 0 | 0 | VIN[0]A_D[0] | | | |
| 0x4814 0954 | PINCTRL86 | 0 | 0 | VIN[0]A_D[1] | | | |
| 0x4814 0958 | PINCTRL87 | 0 | 0 | VIN[0]A_D[2] | | | |
| 0x4814 095C | PINCTRL88 | 0 | 0 | VIN[0]A_D[3] | | | |
| 0x4814 0960 | PINCTRL89 | 0 | 0 | VIN[0]A_D[4] | | | |
| 0x4814 0964 | PINCTRL90 | 0 | 0 | VIN[0]A_D[5] | | | |
| 0x4814 0968 | PINCTRL91 | 0 | 0 | VIN[0]A_D[6] | | | |
| 0x4814 096C | PINCTRL92 | 0 | 0 | VIN[0]A_D[7] | | | |
| 0x4814 0970 | PINCTRL93 | 0 | 0 | VIN[0]A_D[8] | | | |
| 0x4814 0974 | PINCTRL94 | 0 | 0 | VIN[0]A_D[9] | | | |
| 0x4814 0978 | PINCTRL95 | 0 | 0 | VIN[0]A_D[10] | | | |
| 0x4814 097C | PINCTRL96 | 0 | 0 | VIN[0]A_D[11] | | | |
| 0x4814 0980 | PINCTRL97 | 0 | 0 | VIN[0]A_D[12] | | | |
| 0x4814 0984 | PINCTRL98 | 0 | 0 | VIN[0]A_D[13] | | | |
| 0x4814 0988 | PINCTRL99 | 0 | 0 | VIN[0]A_D[14] | | | |
| 0x4814 098C | PINCTRL100 | 0 | 0 | VIN[0]A_D[15] | | | |
| 0x4814 0990 | PINCTRL101 | 0 | 1 | VOUT[0]_CLK | | | |
| 0x4814 0994 | PINCTRL102 | 0 | 1 | VOUT[0]_G_Y_YC[2] | | | |
| 0x4814 0998 | PINCTRL103 | 0 | 1 | VOUT[0]_G_Y_YC[3] | | | |
| 0x4814 099C | PINCTRL104 | 0 | 1 | VOUT[0]_G_Y_YC[4] | | | |
| 0x4814 09A0 | PINCTRL105 | 0 | 1 | VOUT[0]_G_Y_YC[5] | | | |
| 0x4814 09A4 | PINCTRL106 | 0 | 1 | VOUT[0]_G_Y_YC[6] | | | |
| 0x4814 09A8 | PINCTRL107 | 0 | 1 | VOUT[0]_G_Y_YC[7] | | | |
| 0x4814 09AC | PINCTRL108 | 0 | 1 | VOUT[0]_G_Y_YC[8] | | | |
| 0x4814 09B0 | PINCTRL109 | 0 | 1 | VOUT[0]_G_Y_YC[9] | | | |
| 0x4814 09B4 | PINCTRL110 | 0 | 1 | VOUT[0]_B_CB_C[2] | | | |
| 0x4814 09B8 | PINCTRL111 | 0 | 1 | VOUT[0]_B_CB_C[3] | | | |
| 0x4814 09BC | PINCTRL112 | 0 | 1 | VOUT[0]_B_CB_C[4] | | | |
| 0x4814 09C0 | PINCTRL113 | 0 | 1 | VOUT[0]_B_CB_C[5] | | | |
| 0x4814 09C4 | PINCTRL114 | 0 | 1 | VOUT[0]_B_CB_C[6] | | | |
| 0x4814 09C8 | PINCTRL115 | 0 | 1 | VOUT[0]_B_CB_C[7] | | | |
| 0x4814 09CC | PINCTRL116 | 0 | 1 | VOUT[0]_B_CB_C[8] | | | |
| 0x4814 09D0 | PINCTRL117 | 0 | 1 | VOUT[0]_B_CB_C[9] | | | |
| 0x4814 09D4 | PINCTRL118 | 0 | 1 | VOUT[0]_R_CR[2] | VOUT[0]_HSYNC | VOUT[1]_Y_YC[2] | |
| 0x4814 09D8 | PINCTRL119 | 0 | 1 | VOUT[0]_R_CR[3] | VOUT[0]_VSYNC | VOUT[1]_Y_YC[3] | |
| 0x4814 09DC | PINCTRL120 | 0 | 1 | VOUT[0]_R_CR[4] | VOUT[0]_FLD | VOUT[1]_Y_YC[4] | |
| 0x4814 09E0 | PINCTRL121 | 0 | 1 | VOUT[0]_R_CR[5] | VOUT[0]_AVID | VOUT[1]_Y_YC[5] | |
| 0x4814 09E4 | PINCTRL122 | 0 | 1 | VOUT[0]_R_CR[6] | VOUT[0]_G_Y_YC[0] | VOUT[1]_Y_YC[6] | |
| 0x4814 09E8 | PINCTRL123 | 0 | 1 | VOUT[0]_R_CR[7] | VOUT[0]_G_Y_YC[1] | VOUT[1]_Y_YC[7] | |
| 0x4814 09EC | PINCTRL124 | 0 | 1 | VOUT[0]_R_CR[8] | VOUT[0]_B_CB_C[0] | VOUT[1]_Y_YC[8] | |
| 0x4814 09F0 | PINCTRL125 | 0 | 1 | VOUT[0]_R_CR[9] | VOUT[0]_B_CB_C[1] | VOUT[1]_Y_YC[9] | |
| 0x4814 09F4 | PINCTRL126 | 0 | 0 | MCA[0]_ACLKR | . 00.[0]_5_05_0[1] | | |
| 0x4814 09F4 | PINCTRL126 | 0 | 0 | MCA[0]_AHCLKR | | | |
| 0x4814 09F8 0x4814 09FC | | 0 | | | | | |
| | PINCTRL128 | | 0 | MCA[0]_AFSR | | | |
| 0x4814 0A00 | PINCTRL129 | 0 | 0 | MCA[0]_ACLKX | | | |
| 0x4814 0A04 | PINCTRL130 | 0 | 0 | MCA[0]_ACLKHX | | | |
| 0x4814 0A08 | PINCTRL131 | 0 | 0 | MCA[0]_AFSX | | | |
| 0x4814 0A0C | PINCTRL132 | 0 | 0 | MCA[0]_AMUTE | | | |
| 0x4814 0A10 | PINCTRL133 | 0 | 0 | MCA[0]_AXR[0] | | | |
| 0x4814 0A14 | PINCTRL134 | 0 | 0 | MCA[0]_AXR[1] | | | |



| | | | | TINEX Register | | DDE[2:0] | |
|----------------------------|-----------------------|-------------|---------|-----------------|------------------------|------------------------|--------------------|
| HEX ADDRESS | REGISTER NAME | PULLTYPESEL | PULLDIS | 000 | 001 | 010 | 011 |
| 0x4814 0A18 | PINCTRL135 | 0 | 0 | MCA[0]_AXR[2] | MCB_FSX | | |
| 0x4814 0A1C | PINCTRL136 | 0 | 0 | MCA[0]_AXR[3] | MCB_FSR | | |
| 0x4814 0A20 | PINCTRL137 | 0 | 0 | MCA[0]_AXR[4] | MCB_DX | | |
| 0x4814 0A24 | PINCTRL138 | 0 | 0 | MCA[0]_AXR[5] | MCB_DR | | |
| 0x4814 0A28 | PINCTRL139 | 0 | 0 | MCA[1]_ACLKR | | | |
| 0x4814 0A2C | PINCTRL140 | 0 | 0 | MCA[1]_AHCLKR | | | |
| 0x4814 0A30 | PINCTRL141 | 0 | 0 | MCA[1]_AFSR | | | |
| 0x4814 0A34 | PINCTRL142 | 0 | 0 | MCA[1]_ACLKX | | | |
| 0x4814 0A38 | PINCTRL143 | 0 | 0 | MCA[1]_ACLKHX | | | |
| 0x4814 0A3C | PINCTRL144 | 0 | 0 | MCA[1]_AFSX | | | |
| 0x4814 0A40 | PINCTRL145 | 0 | 0 | MCA[1]_AMUTE | | | |
| 0x4814 0A44 | PINCTRL146 | 0 | 0 | MCA[1]_AXR[0] | | | |
| 0x4814 0A48 | PINCTRL147 | 0 | 0 | MCA[1]_AXR[1] | | | |
| 0x4814 0A4C | PINCTRL147 | 0 | 0 | | MCB_CLKR | MCB_DR | |
| 0x4814 0A4C | PINCTRL148 PINCTRL149 | 0 | 0 | MCA[2]_ACLKR | MCB_CLKS | WCB_DK | |
| | | | | MCA[2]_AHCLKR | | MCD FCD | |
| 0x4814 0A54 | PINCTRL150 | 0 | 0 | MCA[2]_AFSR | MCB_CLKX | MCB_FSR | |
| 0x4814 0A58 | PINCTRL151 | 0 | 0 | MCA[2]_ACLKX | MCB_CLKX | | |
| 0x4814 0A5C | PINCTRL152 | 0 | 0 | MCA[2]_ACLKHX | MCB_CLKR | | |
| 0x4814 0A60 | PINCTRL153 | 0 | 0 | MCA[2]_AFSX | MCB_CLKS | MCB_FSX | |
| 0x4814 0A64 | PINCTRL154 | 0 | 0 | MCA[2]_AMUTE | | | |
| 0x4814 0A68 | PINCTRL155 | 0 | 0 | MCA[2]_AXR[0] | | | |
| 0x4814 0A6C | PINCTRL156 | 0 | 0 | MCA[2]_AXR[1] | MCB_DX | | |
| 0x4814 0A70 | PINCTRL157 | 0 | 1 | SD_POW | GPMC_A[14] | GP1[0] | |
| 0x4814 0A74 | PINCTRL158 | 0 | 1 | SD_CLK | GPMC_A[13] | GP1[1] | |
| 0x4814 0A78 | PINCTRL159 | 0 | 1 | SD_CMD | GPMC_A[21] | GP1[2] | |
| 0x4814 0A7C | PINCTRL160 | 0 | 0 | SD_DAT[0] | GPMC_A[20] | GP1[3] | |
| 0x4814 0A80 | PINCTRL161 | 0 | 0 | SD_DAT[1]_SDIRQ | GPMC_A[19] | GP1[4] | |
| 0x4814 0A84 | PINCTRL162 | 0 | 0 | SD_DAT[2]_SDRW | GPMC_A[18] | GP1[5] | |
| 0x4814 0A88 | PINCTRL163 | 0 | 0 | SD_DAT[3] | GPMC_A[17] | GP1[6] | |
| 0x4814 0A8C | PINCTRL164 | 0 | 0 | SD_SDCD | GPMC_A[16] | GP1[7] | |
| 0x4814 0A90 | PINCTRL165 | 0 | 0 | SD_SDWP | GPMC_A[15] | GP1[8] | |
| 0x4814 0A94 | PINCTRL166 | 0 | 0 | SPI_SCLK | | | |
| 0x4814 0A98 | PINCTRL167 | 1 | 0 | SPI_SCS[0] | | | |
| 0x4814 0A9C | PINCTRL168 | 1 | 0 | SPI_SCS[1] | GPMC_A[23] | | |
| 0x4814 0AA0 | PINCTRL169 | 1 | 0 | SPI_SCS[2] | GPMC_A[22] | | |
| 0x4814 0AA4 | PINCTRL170 | 1 | 0 | SPI_SCS[3] | GPMC_A[21] | GP1[22] | |
| 0x4814 0AA8 | PINCTRL171 | 0 | 0 | SPI_D[0] | | | |
| 0x4814 0AAC | PINCTRL172 | 0 | 0 | SPI_D[1] | | | |
| 0x4814 0AB0 | PINCTRL173 | 0 | 0 | UART0_RXD | | | |
| 0x4814 0AB4 | PINCTRL174 | 0 | 1 | UART0_TXD | | | |
| 0x4814 0AB8 | PINCTRL175 | 1 | 1 | UART0_RTS | GP1[27] | | |
| 0x4814 0ABC | PINCTRL176 | 1 | 0 | UARTO_CTS | GP1[28] | | |
| 0x4814 0AC0 | PINCTRL177 | 1 | 1 | UARTO_DTR | GPMC_A[20] | GPMC_A[12] | GP1[16] |
| 0x4814 0AC4 | PINCTRL178 | 1 | 0 | UARTO_DSR | GPMC_A[19] | GPMC_A[24] | GP1[17] |
| 0x4814 0AC8 | PINCTRL179 | 1 | 0 | UARTO DCD | GPMC_A[18] | GPMC_A[23] | GP1[18] |
| 0x4814 0ACC | PINCTRL180 | 1 | 0 | UARTO_RIN | GPMC_A[17] | GPMC_A[22] | GP1[19] |
| 0x4814 0AD0 | PINCTRL181 | 0 | 0 | UART1_RXD | GPMC_A[26] | GPMC_A[20] | S. 1[10] |
| 0x4814 0AD4 | PINCTRL182 | 0 | 1 | UART1_TXD | GPMC_A[25] | GPMC_A[19] | |
| 0x4814 0AD4 0x4814 0AD8 | PINCTRL182 | 1 | 1 | UART1_RTS | GPMC_A[25] | GPMC_A[19] | GP1[25] |
| 0x4814 0AD6 | PINCTRL183 | 1 | 0 | UARTI_CTS | GPMC_A[14] GPMC_A[13] | GPMC_A[18] GPMC_A[17] | GP1[25] GP1[26] |
| | | <u> </u> | | | GE MIC_W[13] | GFWIO_A[17] | GF 1[20] |
| 0x4814 0AE0 | PINCTRL185 | 0 | 0 | UART2_RXD | | | |
| 0x4814 0AE4 | PINCTRL186 | 0 | 0 | UART2_TXD | CDMC 47451 | CDMC MOOT | OD4IO01 |
| 0x4814 0AE8 | PINCTRL187 | 1 | 1 | UART2_RTS | GPMC_A[15] | GPMC_A[26] | GP1[23] |
| 0x4814 0AEC | PINCTRL188 | 1 | 0 | UART2_CTS | GPMC_A[16] | GPMC_A[25] | GP1[24] |
| 0x4814 0AF0 | PINCTRL189 | 0 | 0 | | GPMC_A[27] | GP1[9] | |



| | | | | | | DE[2-0] | |
|-------------|---------------|-------------|---------|--------------|------------|-----------------|-----|
| HEX ADDRESS | REGISTER NAME | PULLTYPESEL | PULLDIS | 000 | 001 | DDE[2:0] 010 | 011 |
| 0x4814 0AF4 | DINCTRI 100 | 0 | 1 | 000 | | | 011 |
| | PINCTRL190 | | | | GPMC_A[22] | GP1[10] | |
| 0x4814 0AF8 | PINCTRL191 | 0 | 1 | | GPMC_A[26] | GP1[11] | |
| 0x4814 0AFC | PINCTRL192 | 0 | 0 | | GPMC_A[25] | GP1[12] | |
| 0x4814 0B00 | PINCTRL193 | 0 | 1 | | GP1[13] | | |
| 0x4814 0B04 | PINCTRL194 | 0 | 1 | | GPMC_A[23] | GP1[14] | |
| 0x4814 0B08 | PINCTRL195 | 0 | 1 | | GPMC_A[24] | GP1[15] | |
| 0x4814 0B0C | PINCTRL196 | 0 | 0 | | GPMC_A[16] | GP0[21] | |
| 0x4814 0B10 | PINCTRL197 | 0 | 1 | | GPMC_A[15] | GP0[22] | |
| 0x4814 0B14 | PINCTRL198 | 0 | 1 | | GPMC_A[14] | GP0[23] | |
| 0x4814 0B18 | PINCTRL199 | 0 | 0 | | GPMC_A[13] | GP0[24] | |
| 0x4814 0B1C | PINCTRL200 | 0 | 1 | | GP0[25] | | |
| 0x4814 0B20 | PINCTRL201 | 0 | 1 | | GPMC_A[21] | GP0[26] | |
| 0x4814 0B24 | PINCTRL202 | 0 | 1 | | GPMC_A[12] | GP0[27] | |
| 0x4814 0B28 | PINCTRL203 | 0 | 0 | TIM4_OUT | GP0[28] | | |
| 0x4814 0B2C | PINCTRL204 | 0 | 0 | TIM5_OUT | GP0[29] | | |
| 0x4814 0B30 | PINCTRL205 | 0 | 0 | TIM6_OUT | GPMC_A[24] | GP0[30] | |
| 0x4814 0B34 | PINCTRL206 | 0 | 0 | TIM7_OUT | GPMC_A[12] | GP0[31] | |
| 0x4814 0B38 | PINCTRL207 | 1 | 0 | GPMC_CS[0] | | | |
| 0x4814 0B3C | PINCTRL208 | 1 | 0 | GPMC_CS[1] | | | |
| 0x4814 0B40 | PINCTRL209 | 1 | 0 | GPMC_CS[2] | | | |
| 0x4814 0B44 | PINCTRL210 | 1 | 0 | GPMC_CS[3] | | | |
| 0x4814 0B48 | PINCTRL211 | 1 | 0 | GPMC_CS[4] | GP1[21] | | |
| 0x4814 0B4C | PINCTRL212 | 1 | 0 | GPMC_CS[5] | GPMC_A[12] | | |
| 0x4814 0B50 | PINCTRL213 | 1 | 0 | GPMC_WE | | | |
| 0x4814 0B54 | PINCTRL214 | 1 | 1 | GPMC_OE_RE | | | |
| 0x4814 0B58 | PINCTRL215 | 0 | 1 | GPMC_BE0_CLE | | | |
| 0x4814 0B5C | PINCTRL216 | 0 | 1 | GPMC_BE1 | | | |
| 0x4814 0B60 | PINCTRL217 | 0 | 1 | GPMC_ADV_ALE | | | |
| 0x4814 0B64 | PINCTRL218 | 0 | 1 | GPMC_DIR | GP1[20] | | |
| 0x4814 0B68 | PINCTRL219 | 0 | 0 | GPMC_WP | Of I[20] | | |
| 0x4814 0B6C | PINCTRL220 | 0 | 0 | GPMC_WAIT | | | |
| 0x4814 0B70 | PINCTRL221 | 0 | 1 | | GP0[8] | | |
| 0x4814 0B74 | PINCTRL221 | 0 | 1 | GPMC_A[0] | | | |
| | | | | GPMC_A[1] | GP0[9] | | |
| 0x4814 0B78 | PINCTRL223 | 0 | 1 | GPMC_A[2] | GP0[10] | | |
| 0x4814 0B7C | PINCTRL224 | 0 | 1 | GPMC_A[3] | GP0[11] | | |
| 0x4814 0B80 | PINCTRL225 | 0 | 1 | GPMC_A[4] | GP0[12] | | |
| 0x4814 0B84 | PINCTRL226 | 0 | 1 | GPMC_A[5] | GP0[13] | | |
| 0x4814 0B88 | PINCTRL227 | 0 | 1 | GPMC_A[6] | GP0[14] | | |
| 0x4814 0B8C | PINCTRL228 | 0 | 1 | GPMC_A[7] | GP0[15] | | |
| 0x4814 0B90 | PINCTRL229 | 0 | 1 | GPMC_A[8] | GP0[16] | | |
| 0x4814 0B94 | PINCTRL230 | 0 | 1 | GPMC_A[9] | GP0[17] | | |
| 0x4814 0B98 | PINCTRL231 | 0 | 1 | GPMC_A[10] | GP0[18] | | |
| 0x4814 0B9C | PINCTRL232 | 0 | 1 | GPMC_A[11] | GP0[19] | | |
| 0x4814 0BA0 | PINCTRL233 | 0 | 1 | GPMC_A[27] | GP0[20] | | |
| 0x4814 0BA4 | PINCTRL234 | 0 | 0 | GPMC_D[0] | | | |
| 0x4814 0BA8 | PINCTRL235 | 0 | 0 | GPMC_D[1] | | | |
| 0x4814 0BAC | PINCTRL236 | 0 | 0 | GPMC_D[2] | | | |
| 0x4814 0BB0 | PINCTRL237 | 0 | 0 | GPMC_D[3] | | | |
| 0x4814 0BB4 | PINCTRL238 | 0 | 0 | GPMC_D[4] | | | |
| 0x4814 0BB8 | PINCTRL239 | 0 | 0 | GPMC_D[5] | | | |
| 0x4814 0BBC | PINCTRL240 | 0 | 0 | GPMC_D[6] | | | |
| 0x4814 0BC0 | PINCTRL241 | 0 | 0 | GPMC_D[7] | | | |
| 0x4814 0BC4 | PINCTRL242 | 0 | 0 | GPMC_D[8] | | | |
| 0x4814 0BC8 | PINCTRL243 | 0 | 0 | GPMC_D[9] | | | |
| 0x4814 0BCC | PINCTRL244 | 0 | 0 | GPMC_D[10] | | | |
| | | 1 | 1 | | I. | <u> </u> | 1 |



| HEX ADDRESS REGISTER NAME PULLTYPESEL PULLDIS 000 001 010 | 011 |
|---|-------|
| 0x4814 0BD0 PINCTRL245 0 0 GPMC_D[11] 0x4814 0BD4 PINCTRL246 0 0 GPMC_D[12] 0x4814 0BD8 PINCTRL247 0 0 GPMC_D[13] 0x4814 0BDC PINCTRL248 0 0 GPMC_D[14] 0x4814 0BE0 PINCTRL249 0 0 GPMC_D[15] 0x4814 0BE4 PINCTRL250 0 1 GPMC_CLK GP1[29] | 011 |
| 0x4814 0BD4 PINCTRL246 0 0 GPMC_D[12] 0x4814 0BD8 PINCTRL247 0 0 GPMC_D[13] 0x4814 0BDC PINCTRL248 0 0 GPMC_D[14] 0x4814 0BE0 PINCTRL249 0 0 GPMC_D[15] 0x4814 0BE4 PINCTRL250 0 1 GPMC_CLK GP1[29] | |
| 0x4814 0BD8 PINCTRL247 0 0 GPMC_D[13] 0x4814 0BDC PINCTRL248 0 0 GPMC_D[14] 0x4814 0BE0 PINCTRL249 0 0 GPMC_D[15] 0x4814 0BE4 PINCTRL250 0 1 GPMC_CLK GP1[29] | |
| 0x4814 0BDC PINCTRL248 0 0 GPMC_D[14] 0x4814 0BE0 PINCTRL249 0 0 GPMC_D[15] 0x4814 0BE4 PINCTRL250 0 1 GPMC_CLK GP1[29] | |
| 0x4814 0BE0 PINCTRL249 0 0 GPMC_D[15] 0x4814 0BE4 PINCTRL250 0 1 GPMC_CLK GP1[29] | |
| 0x4814 0BE4 PINCTRL250 0 1 GPMC_CLK GP1[29] | |
| | |
| 0x4814 0BE8 PINCTRL251 0 0 EMAC[0]_COL | |
| | |
| 0x4814 0BEC PINCTRL252 0 0 EMAC[0]_CRS | |
| 0x4814 0BF0 | |
| 0x4814 0BF4 | |
| 0x4814 0BF8 PINCTRL255 1 0 EMAC[0]_RXD[0] | |
| 0x4814 0BFC PINCTRL256 1 0 EMAC[0]_RXD[1] | |
| 0x4814 0C00 PINCTRL257 1 0 EMAC[0]_RXD[2] | |
| 0x4814 0C04 PINCTRL258 1 0 EMAC[0]_RXD[3] | |
| 0x4814 0C08 PINCTRL259 1 0 EMAC[0]_RXD[4] | |
| 0x4814 0C0C PINCTRL260 1 0 EMAC[0]_RXD[5] | |
| 0x4814 0C10 PINCTRL261 1 0 EMAC[0]_RXD[6] | |
| 0x4814 0C14 PINCTRL262 1 0 EMAC[0]_RXD[7] | |
| 0x4814 0C18 | |
| 0x4814 0C1C | |
| 0x4814 0C20 | |
| 0x4814 0C24 PINCTRL266 0 1 EMAC[0]_TXD[0] | |
| 0x4814 0C28 PINCTRL267 0 1 EMAC[0]_TXD[1] | |
| 0x4814 0C2C PINCTRL268 0 1 EMAC[0]_TXD[2] | |
| 0x4814 0C30 PINCTRL269 0 1 EMAC[0]_TXD[3] | |
| 0x4814 0C34 | |
| 0x4814 0C38 PINCTRL271 0 1 EMAC[0]_TXD[5] | |
| 0x4814 0C3C PINCTRL272 0 1 EMAC[0]_TXD[6] | |
| 0x4814 0C40 PINCTRL273 0 1 EMAC[0]_TXD[7] | |
| 0x4814 0C44 PINCTRL274 0 1 EMAC[0]_TXEN | |
| 0x4814 0C48 | |
| 0x4814 0C4C | |
| 0x4814 0C50 PINCTRL277 1 0 | |
| | |
| | |
| 0x4814 0C58 PINCTRL279 0 1 | |
| 0x4814 0C5C PINCTRL280 0 1 | |
| 0x4814 0C60 PINCTRL281 0 1 | |
| 0x4814 0C64 PINCTRL282 0 1 | |
| 0x4814 0C68 PINCTRL283 0 0 | |
| 0x4814 0C6C PINCTRL284 0 0 | |
| 0x4814 0C70 PINCTRL285 0 0 | |
| 0x4814 0C74 PINCTRL286 0 0 | |
| 0x4814 0C78 PINCTRL287 1 1 12C[0]_SCL | |
| 0x4814 0C7C | |
| 0x4814 0C80 PINCTRL289 1 1 1 I2C[1]_SCL | |
| 0x4814 0C84 | |
| 0x4814 0C88 PINCTRL291 0 0 GP0[0] | |
| 0x4814 0C8C PINCTRL292 0 0 GP0[1] | |
| 0x4814 0C90 PINCTRL293 0 0 GP0[2] | |
| 0x4814 0C94 PINCTRL294 0 0 GP0[3] TCLKIN | |
| 0x4814 0C98 PINCTRL295 0 0 GP0[4] | |
| 0x4814 0C9C PINCTRL296 0 0 GP0[5] MCA[2]_AMUTEIN GPMC_ | A[24] |
| 0x4814 0CA0 PINCTRL297 0 0 GP0[6] MCA[1]_AMUTEIN GPMC_ | A[23] |
| 0x4814 0CA4 PINCTRL298 0 0 GP0[7] MCA[0]_AMUTEIN | |



| HEV ADDDESS | DEGISTED MASS | DILL TYPEST | DIII I DIC | | MUXMOD | DE[2:0] | |
|------------------------------|---------------|-------------|------------|--------------|--------------------------------------|---------|-----|
| HEX ADDRESS | REGISTER NAME | PULLTYPESEL | PULLDIS | 000 | 001 | 010 | 011 |
| 0x4814 0CA8 | PINCTRL299 | 0 | 0 | GP1[30] | SATA_ACT0_LED (silicon revision 1.x) | | |
| 0X4014 0CA0 | FINOTICE299 | | | GF 1[30] | SATA_ACT1_LED (silicon revision 2.x) | | |
| 0x4814 0CAC | PINCTRL300 | 0 | 0 | GP1[31] | SATA_ACT1_LED (silicon revision 1.x) | | |
| 0X4014 00A0 | TINOTICESOO | 0 | Ů | Or I[OI] | SATA_ACT0_LED (silicon revision 2.x) | | |
| 0x4814 0CB0 | PINCTRL301 | 0 | 1 | HDMI_SCL | | | |
| 0x4814 0CB4 | PINCTRL302 | 0 | 1 | HDMI_SDA | | | |
| 0x4814 0CB8 | PINCTRL303 | 1 | 0 | HDMI_CEC | | | |
| 0x4814 0CBC | PINCTRL304 | 0 | 0 | HDMI_HPDET | | | |
| 0x4814 0CC0 | PINCTRL305 | 1 | 0 | TCLK | | | |
| 0x4814 0CC4 | PINCTRL306 | 0 | 1 | RTCK | | | |
| 0x4814 0CC8 | PINCTRL307 | 1 | 0 | TDI | | | |
| 0x4814 0CCC | PINCTRL308 | 0 | 1 | TDO | | | |
| 0x4814 0CD0 | PINCTRL309 | 1 | 0 | TMS | | | |
| 0x4814 0CD4 | PINCTRL310 | 0 | 0 | TRST | | | |
| 0x4814 0CD8 | PINCTRL311 | 1 | 0 | EMU0 | | | |
| 0x4814 0CDC | PINCTRL312 | 1 | 0 | EMU1 | | | |
| 0x4814 0CE0 | PINCTRL313 | 1 | 0 | EMU2 | | | |
| 0x4814 0CE4 | PINCTRL314 | 1 | 0 | EMU3 | | | |
| 0x4814 0CE8 | PINCTRL315 | 1 | 0 | EMU4 | | | |
| 0x4814 0CEC | PINCTRL316 | 1 | 0 | RESET | | | |
| 0x4814 0CF0 | PINCTRL317 | 1 | 0 | NMI | | | |
| 0x4814 0CF4 | PINCTRL318 | 1 | 0 | RSTOUT | | | |
| 0x4814 0CF8 | PINCTRL319 | 1 | 0 | WD_OUT | | | |
| 0x4814 0CFC | PINCTRL320 | 0 | 1 | CLKOUT | | | |
| 0x4814 0D00 | PINCTRL321 | 0 | 0 | CLKIN32 | | | |
| 0x4814 0D04 | PINCTRL322 | 0 | 0 | USB0_DRVVBUS | | | |
| 0x4814 0D08 | PINCTRL323 | 0 | 0 | USB1_DRVVBUS | | | |
| 0x4814 0D0C - 0x4814 0FFF | Reserved | | | | | | |

4.5 How to Handle Unused Pins

When device signal pins are unused in the system, they can be left unconnected unless otherwise instructed in the Terminal Functions tables. For unused input pins, the internal pull resistor should be enabled, or an external pull resistor should be used, to prevent floating inputs. All supply pins must always be connected to the correct voltage, even when their associated signal pins are unused, as instructed in the Terminal Functions tables in Section 3.2.




5 System Interconnect

The L3 interconnect allows the sharing of resources, such as peripherals and external or on-chip memories, between all the initiators of the platform. The L4 interconnects control access to the peripherals.

Transfers between initiators and targets across the platform are physically conditioned by the chip interconnect.

5.1 L3 Interconnect

The L3 topology is driven by performance requirements, bus types, and clocking structure. Figure 5-1 shows the interconnect of the device and the main modules and subsystems in the platform. Arrows indicate the master/slave relationship, not data flow. Master/slave connectivity is shown in Table 5-1.



A. SGX530 is available only on the C6A8168 device.

Figure 5-1. Interconnect Overview



Table 5-1. L3 Master/Slave Connectivity (1)(2)

| | | | | | | | | | S | LAVE | S | | | | | | | | |
|-------------------------------|-------|------------|------------|----------|------|--------|------------|-----------------|--------|-------|-------------------|---------------------|---------------------|----------------------|----------------------|--------------------|-----------|------------------|------------|
| MASTERS | DEMMU | DMM TILERO | DMM TILER1 | DMM ELLA | GРМС | SGX530 | C674x_SDMA | PCIe GEN2 SLAVE | McASPs | McBSP | HDMI 1.3 TX AUDIO | L4 HS PERIPH PORT 0 | L4 HS PERIPH PORT 1 | L4 STD PERIPH PORT 0 | L4 STD PERIPH PORT 1 | EDMA TPTC0 - 3 CFG | EDMA TPCC | OCMC RAM0 / RAM1 | USB2.0 CFG |
| ARM Cortex-A8 M1 (128-bit) | | | | Х | | | | | | | | | | | | | | | |
| ARM Cortex-A8 M2 (64-bit) | | | Х | | Х | Х | Х | Х | Х | Х | Х | Х | | Х | | Х | Х | Х | Χ |
| C674x MDMA | Х | | | | | | | | | | | | | | | | | | |
| DEMMU | | | Х | | | | | | | | | | | Х | | | Х | Х | |
| C674x CFG | | | | | | | | | | | | | | Х | | | Х | | |
| HDVPSS Mstr0 | | Х | | | | | | | | | | | | | | | | Χ | |
| HDVPSS Mstr1 | | | Х | | | | | | | | | | | | | | | Х | |
| SGX530 BIF | | | Х | | | | | | | | | | | | | | | | |
| SATA | | Х | | | | | | | | | | | | | | | | Х | |
| EMAC0 Rx/Tx | | Х | | | | | | | | | | | | | | | | Х | |
| EMAC1 Rx/Tx | | Х | | | | | | | | | | | | | | | | Χ | |
| USB2.0 DMA | | Х | | | | | | | | | | | | | | | | | |
| USB2.0 Queue Mgr | | Х | | | | | | | | | | | | | | | | Х | |
| PCle Gen2 | | Х | | | Х | | Χ | | | | | | | | | | | Χ | |
| EDMA TPTC0 | S | | Х | | Х | | Х | Х | Х | Х | Х | | Х | | Х | | Х | Χ | |
| EDMA TPTC1 | | Х | | | Х | | Х | Χ | Χ | Х | Х | Х | | Х | | | Х | Χ | |
| EDMA TPTC2 | | | Х | | Х | | Х | Х | Х | Х | Х | | Х | | Х | | Х | Х | |
| EDMA TPTC3 | | Х | | | Х | | Х | Х | Х | Х | Х | Х | | Х | | | Х | Χ | |

X = Connection exists.

130


X = Confriection exists.
 S = Selectable path based on thirty-third address bit from control module register for DEMMU accessible targets. Non-DEMMU accessible targets (such as C674x SDMA) are always direct mapped.
 SGX530 is available only on the C6A8168 device.



5.2 L4 Interconnect

The L4 interconnect is a non-blocking peripheral interconnect that provides low-latency access to a large number of low-bandwidth, physically-dispersed target cores. The L4 can handle incoming traffic from up to four initiators and can distribute those communication requests to and collect related responses from up to 63 targets.

The device provides three interfaces with L3 interconnect for high-speed peripheral and standard peripheral. Figure 5-2 and Table 5-2 show the L4 bus architecture and memory-mapped peripherals.



A. SGX530 is available only on the C6A8168 device.

Figure 5-2. L4 Architecture



Table 5-2. L4 Peripheral Connectivity⁽¹⁾

| | | | | MASTERS | | | |
|------------------------|--------------------------|---------------|---------------|---------------|---------------|-----------------|-------|
| L4 PERIPHERALS | Cortex-A8 M2 (64-bit) | EDMA TPTC0 | EDMA TPTC1 | EDMA TPTC2 | EDMA TPTC3 | C674x CONFIG | DEMMU |
| L4 High-Speed Peripher | als Port 0/1 | | | | 1 | | |
| EMAC0 | Port0 | Port1 | Port0 | Port1 | Port0 | | |
| EMAC1 | Port0 | Port1 | Port0 | Port1 | Port0 | | |
| SATA | Port0 | Port1 | Port0 | Port1 | Port0 | | |
| L4 Standard-Speed Peri | pherals Port 0/1 | | • | | ' | | |
| I2C0 | Port0 | Port1 | Port0 | Port1 | Port0 | | |
| I2C1 | Port0 | Port1 | Port0 | Port1 | Port0 | | |
| SPI | Port0 | Port1 | Port0 | Port1 | Port0 | | |
| UART0 | Port0 | Port1 | Port0 | Port1 | Port0 | | |
| UART1 | Port0 | Port1 | Port0 | Port1 | Port0 | | |
| Timer1 | Port0 | Port1 | Port0 | Port1 | Port0 | | |
| Timer2 | Port0 | Port1 | Port0 | Port1 | Port0 | | |
| Timer3 | Port0 | Port1 | Port0 | Port1 | Port0 | | |
| Timer4 | Port0 | Port1 | Port0 | Port1 | Port0 | | |
| Timer5 | Port0 | Port1 | Port0 | Port1 | Port0 | | |
| Timer6 | Port0 | Port1 | Port0 | Port1 | Port0 | | |
| Timer7 | Port0 | Port1 | Port0 | Port1 | Port0 | | |
| GPIO0 | Port0 | Port1 | Port0 | Port1 | Port0 | | |
| GPIO1 | Port0 | Port1 | Port0 | Port1 | Port0 | | |
| SD/SDIO | Port0 | Port1 | Port0 | Port1 | Port0 | | |
| WDT | Port0 | Port1 | Port0 | Port1 | Port0 | | |
| RTC | Port0 | Port1 | Port0 | Port1 | Port0 | | |
| DEMMU | Port0 | Port1 | Port0 | Port1 | Port0 | | |
| SmartReflex0 | Port0 | | | | | | |
| SmartReflex1 | Port0 | | | | | | |
| DDR_CFG0 | Port0 | | | | | | |
| DDR_CFG1 | Port0 | | | | | | |
| Spinlock | Port0 | | | | | Port0 | Port0 |
| PRCM | Port0 | | | | | | |
| Control/Top Regs | Port0 | | | | | | |
| ELM | Port0 | | | | | | |
| HDMIphy | Port0 | | | | | | |
| OCPWP | Port0 | | | | | | |
| McASP0 | Port0 | Port1 | Port0 | Port1 | Port0 | | |
| McASP1 | Port0 | Port1 | Port0 | Port1 | Port0 | | |
| McASP2 | Port0 | Port1 | Port0 | Port1 | Port0 | | |
| Mailbox | Port0 | Port1 | Port0 | Port1 | Port0 | Port0 | Port0 |

⁽¹⁾ X, Port0, Port1 = Connection exists.



6 Device Operating Conditions

6.1 Absolute Maximum Ratings (Unless Otherwise Noted)(1)(2)

Data in this table is based on device operation at 1.2 GHz for the ARM Cortex-A8 and 1.0 GHz for the C674x DSP.

| | | MIN | MAX | UNIT |
|--|--|--|---|------|
| | USB PHYs, 0.9 V (VDD_USB_0P9) | -0.3 | 1.35 | V |
| | Core (CVDD, CVDDC, VDDT_SATA, VDDT_PCIE, VDDA_HDMI, VDDA_HD_1P0, VDDA_SD_1P0) | -0.3 | 1.2 | V |
| Steady State Supply voltage | I/O, 1.5 V (VDDA_PLL, VDDR_SATA, VDDR_PCIE, DVDD_DDR0, DVDD_DDR1) ⁽³⁾ | -0.3 | 2.45 | V |
| ranges: | I/O, 1.8 V (DVDD1P8, DEVOSC_DVDD18, VDD_USB0_1P8, VDD_USB1_1P8, VDDA_REF_1P8, VDDA_HD_1P8, VDDA_SD_1P8, DVDD_DDR0, DVDD_DDR1) ⁽³⁾ | -0.3 | 2.45 | V |
| | I/O, 3.3 V (DVDD_3P3, VDD_USB0_3P3, VDD_USB1_3P3) | 0 | 3.8 | V |
| | V I/O, 1.5-V pins | -0.3 -0.3 | 2.45 DVDD_DDRx + 0.3 ⁽³⁾ | V |
| nput and Output voltage ranges: | V I/O, 1.8-V pins | -0.3 -0.3 -0.3 | 2.45 DVDD1P8 + 0.3 DVDD_DDRx + 0.3 ⁽³⁾ | V |
| | V I/O, 3.3-V pins (Steady State) | -0.3 -0.3 | 3.8 DVDD_3P3 + 0.3 | V |
| | V I/O, 3.3-V pins (Transient Overshoot/Undershoot) | 20% of DVDD_3P3 for up to 20% of the signal period | | V |
| Operating junction temperature | (default) | 0 | 95 | °C |
| ange, T _J : ⁽⁴⁾ | extended temperature | extended temperature -40 | | |
| torage temperature range, T _{stg} : | (default) | -55 | 150 | °C |
| SD stress voltage, V _{ESD} : (5) | HBM (Human Body Model) ⁽⁶⁾ | · | ±1000 | V |
| SD Siless vollage, VESD. | CDM (Charged-Device Model) (7) | | ±250 | V |

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) All voltage values are with respect to VSS.
- (3) For supply voltage pins, DVDD_DDRx:
 - 1.5 V is used for DDR3 SDRAM.
 - 1.8 V is used for DDR2 SDRAM.
- (4) A heat dissipation solution is required for proper device operation. Thermal performance of the overall system must be carefully considered to ensure conformance with the recommended operating conditions. Heat generated by this device must be removed with the help of heat sinks, heat spreaders, and/or airflow. SmartReflex can significantly lower the power consumption of this device and its use is required for proper device operation. A thermal model can be provided for thermal simulation to estimate the system thermal environment. Contact your local TI representative for availability.
- (5) Electrostatic discharge (ESD) to measure device sensitivity/immunity to damage caused by electrostatic discharges into the device.
- (6) Level listed above is the passing level per ANSI/ESDA/JEDEC JS-001-2010. JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process, and manufacturing with less than 500 V HBM is possible if necessary precautions are taken. Pins listed as 1000 V may actually have higher performance.
- (7) Level listed above is the passing level per EIA-JÉDEC JÉSD22-C101E. JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process. Pins listed as 250 V may actually have higher performance.



6.2 Recommended Operating Conditions

Data in this table is based on device operation at 1.2 GHz for the ARM Cortex-A8 and 1.0 GHz for the C674x DSP.

| | | | MIN | NOM | MAX | UNIT |
|---|---|----------------------|--------------------------------------|--------------|---------------|------|
| CVDD | Supply voltage, Variable Con Scaling (CVDD) ⁽¹⁾ | re, Adaptive Voltage | 0.8 | | 1.05 | ٧ |
| CVDDC | Supply voltage, Constant Core (CVDDC, VDDT_SATA, VDDT_PCIE, VDDA_HDMI, VDDA_HD_1P0, VDDA_SD_1P0) | | 0.95 | 1 | 1.05 | V |
| | Supply voltage, I/O, 3.3 V (DVDD_3P3, VDD_USB0_3P3, VDD_USB1_3P3) (except I2C pins) | | 3.13 | 3.3 | 3.47 | V |
| | Supply voltage, I/O, I2C (DV | DD_3P3) | 3.13 | 3.3 | 3.47 | V |
| DVDD | Supply voltage, I/O, 1.8 V (DVDD1P8, DEVOSC_DVDD18, VDD_USB0_1P8, VDD_USB1_1P8, VDDA_REF_1P8, VDDA_HD_1P8, VDDA_SD_1P8, DVDD_DDR0, DVDD_DDR1) (2) | | 1.71 | 1.8 | 1.89 | V |
| | Supply voltage, I/O, 1.5 V (VDDA_PLL, VDDR_SATA, VDDR_PCIE, DVDD_DDR0, DVDD_DDR1) (2) | | 1.43 | 1.5 | 1.58 | ٧ |
| | Supply voltage, I/O, 0.9 V (VDD_USB_0P9) | | 0.85 | 0.9 | 0.95 | V |
| VSS | Supply ground (VSS, VSSA_PLL, VSSA_HD, VSSA_SD, VSSA_REF_1P8, DEVOSC_VSS)(3) | | 0 | 0 | 0 | V |
| DDR_VREF | DDR2/3 reference voltage ⁽⁴⁾ | | 0.48DVDD_DDRx | 0.5DVDD_DDRx | 0.52DVDD_DDRx | V |
| | High-level input voltage, 3.3 V (except I2C pins) | | 2 | | | |
| V_{IH} | High-level input voltage, I2C | | 0.7DVDD_3P3 | | | V |
| | High-level input voltage, 1.8 V | | 0.65DVDD1P8 | | | |
| | Low-level input voltage, 3.3 V (except I2C pins) | | | | 8.0 | |
| V_{IL} | Low-level input voltage, I2C | | | | 0.3DVDD_3P3 | V |
| | Low-level input voltage, 1.8 V | | | | 0.35DVDD1P8 | |
| | High-level output current | 6-mA I/O buffers | | | -6 | |
| I _{OH} DDR[0], DDR[1] buffers @ 50-Ω impedance setting | | | | -8 | mA | |
| | Low-level output current | 6-mA I/O buffers | | | 6 | |
| I _{OL} | DDR[0], DDR[1] buffers @ $50-\Omega$ impedance setting | | 8 | mA | | |
| V _{ID} | Differential input voltage (SERDES_CLKN/P), [AC coupled] 0.25 | | 2.0 | V | | |
| t _t | | | Lesser of 0.25P or 10 ⁽⁵⁾ | ns | | |

⁽¹⁾ This device supports, and requires the use of, SmartReflex technology with Adaptive Voltage Scaling based on die temperature and performance. The SmartReflex codes output from the device correspond to up to 32 linear voltage steps within the specified voltage range, with the option to use fewer steps if desired, with a minimum of eight steps. TI requires that users design a supply that can handle multiple voltage steps within this range with ± 5% tolerances. Not incorporating a flexible supply may limit the system's ability to use the power saving capabilities of the SmartReflex technology. TI recommends using a fault-tolerant power supply design to protect against over-current conditions. For AVS Disable data to aid in design of robust power supplies that may withstand momentary AVS control failure, see the device Power Estimation Spreadsheet (literature number SPRABK3).

134 Device Operating Conditions

⁽²⁾ For supply voltage pins, DVDD_DDRx:

 ^{1.5} V is used for DDR3 SDRAM.

^{• 1.8} V is used for DDR2 SDRAM.

⁽³⁾ Oscillator ground (DEVOSC_VSS) must be kept separate from other grounds and connected directly to the crystal load capacitor ground

⁽⁴⁾ DDR_VREF is expected to equal 0.5DVDD_DDRx of the transmitting device and to track variations in the DVDD_DDRx.

⁽⁵⁾ P = the period of the applied signal. Maintaining transition times as fast as possible is recommended to improve noise immunity on input signals.



Recommended Operating Conditions (continued)

Data in this table is based on device operation at 1.2 GHz for the ARM Cortex-A8 and 1.0 GHz for the C674x DSP.

| | | MIN | NOM | MAX | UNIT |
|---------|---|-----|-----|-----|------|
| т | Operating junction temperature range ⁽⁶⁾ | 0 | | 95 | ۰, |
| 11 | Extended operating junction temperature range | -40 | | 105 | 10 |
| FSYSCLK | ARM Operating Frequency (SYSCLK2) | 20 | | 1.2 | GHz |

(6) A heat dissipation solution is required for proper device operation. Thermal performance of the overall system must be carefully considered to ensure conformance with the recommended operating conditions. Heat generated by this device must be removed with the help of heat sinks, heat spreaders, and/or airflow. SmartReflex can significantly lower the power consumption of this device and its use is required for proper device operation. A thermal model can be provided for thermal simulation to estimate the system thermal environment. Contact your local TI representative for availability.



Electrical Characteristics Over Recommended Ranges of Supply Voltage and **Operating Temperature (Unless Otherwise Noted)**

Data in this table is based on device operation at 1.2 GHz for the ARM Cortex-A8 and 1.0 GHz for the C674x DSP.

| | PARAMETER | TEST CONDITIONS ⁽¹⁾ | MIN | TYP | MAX | UNIT |
|---------------------------------------|--|---|-----|------|--------------|------|
| | Low/full speed: USB_DN and USB_DP | | 2.8 | | VDD_USBx_3P3 | V |
| V _{OH} | High speed: USB_DN and USB_DP | | 360 | | 440 | mV |
| | High-level output voltage (3.3-V I/O) | DVDD_3P3 = MIN, I _{OH} = MAX | 2.4 | | | V |
| | Low/full speed: USB_DN and USB_DP | | 0.0 | | 0.3 | V |
| \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | High speed: USB_DN and USB_DP | | -10 | | 10 | mV |
| V _{OL} | Low-level output voltage (3.3-V I/O except I2C pins) | DVDD_3P3 = MIN, I _{OL} = MAX | | | 0.4 | V |
| | Low-level output voltage (3.3-V I/O I2C pins) | IO = 3 mA | | | 0.4 | V |
| | | VI = VSS to DVDD_3P3 without opposing internal resistor | | | ±1 | μΑ |
| I _I ⁽²⁾ | Input current [DC] (except I2C pins) | VI = VSS to DVDD_3P3 with opposing internal pullup resistor (3) | | 100 | | μA |
| | | VI = VSS to DVDD_3P3 with opposing internal pulldown resistor (3) | | -100 | | μA |
| | Input current [DC] (I2C) | VI = VSS to DVDD_3P3 | | | ±20 | μΑ |
| 1 (4) | I/O Off-state output current | VO = DVDD_3P3 or VSS; internal pull disabled | | | ±5 | μΑ |
| I _{OZ} ⁽⁴⁾ | I/O On-state output current | VO = DVDD_3P3 or VSS; internal pull enabled | | ±100 | | μΑ |

⁽¹⁾ For test conditions shown as MIN, MAX, or TYP, use the appropriate value specified in the recommended operating conditions table.

I_I applies to input-only pins and bi-directional pins. For input-only pins, I_I indicates the input leakage current. For bi-directional pins, I_I indicates the input leakage current and off-state (Hi-Z) output leakage current.

Applies only to pins with an internal pullup (IPU) or pulldown (IPD) resistor.

I_{OZ} applies to output-only pins, indicating off-state (Hi-Z) output leakage current. (4)



Electrical Characteristics Over Recommended Ranges of Supply Voltage and Operating Temperature (Unless Otherwise Noted) (continued)

Data in this table is based on device operation at 1.2 GHz for the ARM Cortex-A8 and 1.0 GHz for the C674x DSP.

| | PARAMETER | TEST CONDITIONS ⁽¹⁾ | MIN TYP | MAX | UNIT |
|---|--|---|---------|-----|------|
| Constant Core (CVDDC) supply current ⁽⁵⁾ | | Case Temp = 60°C ARM at 1.2 GHz, 60% utilization DSP at 1 GHz, 60% utilization HDMI display | 1276 | | mA |
| I _{CDD} | Variable Core (CVDD) supply current ⁽⁵⁾ | SGX530 at 150 MHz, 15 fps EMIF0/1 at 400 MHz, 2240 MBps USB 1x, EMAC 1x, SATA AVS Variable Core voltage = 0.8 V | 4931 | | |
| I _{DDD} | 3.3-V I/O (DVDD_3P3, USB_VDDA3P3) supply current ⁽⁵⁾ | Case Temp = 60°C ARM at 1.2 GHz, 60% utilization DSP at 1 GHz, 60% utilization HDMI display SGX530 at 150 MHz, 15 fps EMIF0/1 at 400 MHz, 2240 | 19 | | mA |
| | 1.8-V I/O (DVDD1P8, DVDD_DDRx) supply current ^{(5) (6)} | | 11 | | |
| | 1.5-V I/O (DVDD_DDRx) supply current ⁽⁵⁾ | MBps USB 1x, EMAC 1x, SATA AVS Variable Core voltage = 0.8 V | 582 | | |
| Cı | Input capacitance | | | 2.8 | pF |
| Co | Output capacitance | | | 2.8 | рF |

The actual current draw varies across manufacturing processes and is highly application-dependent. For use-case specific power estimates, see the device Power Estimation Spreadsheet (literature number SPRABK3).

For supply voltage pins, DVDD_DDRx:

1.5 V is used for DDR3 SDRAM.

^{• 1.8} V is used for DDR2 SDRAM.



7 Power, Reset, Clocking, and Interrupts

7.1 Power Supplies

7.1.1 Voltage and Power Domains

The device has the following voltage domains:

- 1-V adaptive voltage scaling (AVS) domain Main voltage domain for all modules
- 1-V constant domain Memories, PLLs, DACs, DDR IOs, HDMI, and USB PHYs
- 1.8-V constant domain PLLs, DACs, HDMI, and USB PHYs
- 3.3-V constant domain IOs and USB PHY
- 1.5-V constant domain DDR IOs, PCIe, and SATA SERDES
- 0.9-V constant domain USB PHY

These domains define groups of modules that share the same supply voltage for their core logic. Each voltage domain is powered by dedicated supply voltage rails. For the mapping between voltage domains and the supply pins associated with each, see Table 3-33.

Note: A regulated supply voltage must be supplied to each voltage domain at all times, regardless of the power domain states.

7.1.2 Power Domains

The device's 1-V AVS and 1-V constant voltage domains have seven power domains that supply power to both the core logic and SRAM within their associated modules. All other voltage domains have only always-on power domain.

Within the 1-V AVS and 1-V constant voltage domains, each power domain, except for the always-on domain, has an internal power switch that can completely remove power from that domain. At power-up, all domains, except always-on, come-up as power gated. Since there is an always-on domain in each voltage domain, all power supplies are expected to be ON all the time (as long as the device is in use).

For details on powering up/down the device power domains, see the *TMS320C6A816x C6000 DSP+ARM Processors Technical Reference Manual* (literature number SPRUGX9).

Note: All modules within a power domain are unavailable when the domain is powered OFF. For instructions on powering ON/OFF the domains, see the *TMS320C6A816x C6000 DSP+ARM Processors Technical Reference Manual* (literature number SPRUGX9).

7.1.3 1-V AVS and 1-V Constant Power Domains

Graphics Domain

This domain contains the SGX530 (available only on the C6A8168 device).

Active Domain

The active domain has all modules that are only needed when the system is in "active" state. In any of the standby states, these modules are not needed. This domain contains the C674x DSP and HDVPSS peripheral.

• Default Domain

The default domain contains modules that might be required even in standby mode. Having them in a separate power domain allows customers to power gate these modules when in standby mode. This domain has the DDR, SATA, PCIe, Media Controller and USB peripherals.

Always-On Domain

The always-on domain contains all modules that are required even when the system goes to standby mode. This includes the host ARM and modules that generate wake-up interrupts (e.g., UART, RTC, GPIO, EMAC) as well as other low-power I/Os.



7.1.4 SmartReflex™

The device contains SmartReflex modules that are required to minimize power consumption on the voltage domains using external variable-voltage power supplies. Based on the device process, temperature, and desired performance, the SmartReflex modules advise the host processor to raise or lower the supply voltage to each domain for minimal power consumption. The communication link between the host processor and the external regulators is a system-level decision and can be accomplished using GPIOs or I2C.

The major technique employed by SmartReflex in the device is adaptive voltage scaling (AVS). Based on the silicon process and temperature, the SmartReflex modules guide software in adjusting the core 1-V supply voltage within the desired range. This technique is called adaptive voltage scaling (AVS). AVS occurs continuously and in real time, helping to minimize power consumption in response to changing operating conditions.

NOTE Implementation of SmartReflex AVS is required for proper device operation.

7.1.5 Memory Power Management

The device memories offer three different modes to save power when memories are not being used; Table 7-1 provides the details.

| MODE | POWER SAVING | WAKE-UP LATENCY | MEMORY CONTENTS |
|------------------|--------------|-----------------|-----------------|
| Light Sleep (LS) | ~60% | Low | Preserved |
| Deep Sleep (DS) | ~75% | Medium | Preserved |
| Shut Down (SD) | ~95% | High | Lost |

Table 7-1. Memory Power Management Modes

The device provides a feature that allows the software to put the chip-level memories (C674x L2, OCMC RAMs) in any of the three (LS, DS, and SD) modes. There are control registers in the control module to control the power-down state of C674x L2, OCMC RAM0, and OCMC RAM1. There are also status registers that can be used during power-up to check if memories are powered-up. For detailed instructions on entering and exiting from light sleep and deep sleep modes, see the *TMS320C6A816x C6000 DSP+ARM Processors Technical Reference Manual* (literature number <u>SPRUGX9</u>).

Memories inside switchable domains go to the shut down (SD) state whenever the power domain goes to the OFF state. Memories come back to functional state along with the domain power-up.

In order to reduce SRAM leakage, many SRAM blocks can be switched from active mode to shut-down mode. When SRAM is put in shut-down mode, the voltage supplied to it is automatically removed and all data in that SRAM is lost.

All SRAM located in a switchable power domain (all domains except always-on) automatically enters shut-down mode whenever its assigned associated power domain goes to the OFF state. The SRAM returns to the active state when the corresponding power domain returns to the ON state.

For detailed instructions on powering up/down the various device SRAM, see the *TMS320C6A816x C6000 DSP+ARM Processors Technical Reference Manual* (literature number SPRUGX9).

7.1.6 I/O Power-Down Modes

The DDR3 I/Os are put into power-down mode automatically when the default power domain is turned OFF.

The HDMI PHY controller is in the always-on power domain, so software must configure the PHY into power-down mode.

There is no power-down mode for the other 3.3-V I/Os.

7.1.7 Supply Sequencing

The device power supplies must be sequenced in the following order:

- 1. 3.3 V
- 2. 1-V AVS
- 3. 1-V Constant
- 4. 1.8 V
- 5. 1.5 V
- 6. 0.9 V

Each supply (represented by VDD_B in Figure 7-1) must begin actively ramping between 0 ms and 50 ms after the previous supply (represented by VDD_A in Figure 7-1) in the sequence has reached 80% of its nominal value, as shown in Figure 7-1.




Figure 7-1. Power Sequencing Requirements

NOTE

The device pins are not fail-safe. They should not be externally driven before their corresponding supply rail has been powered up. The corresponding supply rail for each pin can be found in Section 3.2, Terminal Functions.

7.1.8 Power-Supply Decoupling

Recommended capacitors for power supply decoupling are all 0.1 μ F in the smallest body size that can be used. Capacitors are more effective in the smallest physical size to limit lead inductance. For example, 0402 sized capacitors are better than 0603 sized capacitors, and so on.



Table 7-2. Recommended Power-Supply Decoupling Capacitors

| SUPPLY | MINIMUM CAPACITOR NO. |
|-----------|-----------------------|
| VDDA_PLL | 2 ⁽¹⁾ |
| DVDD1P8 | 2 |
| VDDT_SATA | 2 ⁽¹⁾ |
| VDDT_PCIE | 3 ⁽¹⁾ |
| CVDDC | 20 ⁽²⁾ |
| DVDD_3p3 | 64 ⁽²⁾ |
| CVDD | 28 ⁽²⁾ |

- (1) PLL supplies benefit from filters or ferrite beads to keep the noise from causing clock jitter. The minimum recommendation is a ferrite bead with a resonance at 100 MHz along with at least one capacitor on the device side of the bead. Additional recommendation is to add one capacitor just before the bead to form a Pi filter. The filter needs to be as close as possible to the device pin, with the device-side capacitor being the most important component to be close to the device pin. PLL pins close together can be combined on the same supply. PLL pins farther away from each other may need their own filtered supply.
- (2) It is recommended to have one bulk (15 μF or larger) capacitor for every 10 smaller capacitors placed as closely as possible to the device.

DDR-related supply capacitor numbers are provided in Section 8.3.

7.2 Reset

7.2.1 System-Level Reset Sources

The device has several types of system-level resets. Table 7-3 lists these reset types, along with the reset initiator and the effects of each reset on the device.

Table 7-3. System-Level Reset Types

| ТҮРЕ | INITIATOR | RESETS ALL MODULES, EXCLUDING EMULATION | RESETS EMULATION | LATCHES BOOT PINS | ASSERTS RSTOUT PIN |
|-------------------------------|----------------------------|--|---------------------|-------------------|-----------------------|
| Power-On Reset (POR) | POR pin | Yes | Yes | Yes | Yes |
| External Warm Reset | RESET pin | Yes | No | Yes | Yes |
| Emulation Warm Reset | On-Chip Emulation Logic | Yes | No | No | Yes |
| Watchdog Reset | Watchdog Timer | Yes | No | No | Yes |
| Software Global Cold Reset | Software | Yes | Yes | No | Yes |
| Software Global Warm Reset | Software | Yes | No | No | Yes |
| Test Reset | TRST pin | No | Yes | No | No |

7.2.2 Power-On Reset (POR pin)

Power-on reset (POR) is initiated by the \overline{POR} pin and is used to reset the entire chip, including the test and emulation logic. POR is also referred to as a cold reset since it is required to be asserted when the devices goes through a power-up cycle. However, a device power-up cycle is not required to initiate a power-on reset.

The following sequence must be followed during a power-on reset:

- 1. Wait for the power supplies to reach normal operating conditions while keeping the POR pin asserted.
- 2. Wait for the input clock sources SERDES_CLKN/P to be stable (if used by the system) while keeping



the POR pin asserted (low).

- 3. Once the power supplies and the input clock source are stable, the POR pin must remain asserted (low) for a minimum of 32 DEV_MXI cycles. Within the low period of the POR pin, the following happens:
 - (a) All pins enter a Hi-Z mode.
 - (b) The PRCM asserts reset to all modules within the device.
 - (c) The PRCM begins propagating these clocks to the chip with the PLLs in bypass mode.
- 4. The POR pin may now be deasserted (driven high). When the POR pin is deasserted (high):
 - (a) The BOOT pins are latched.
 - (b) Reset to the ARM Cortex-A8 is de-asserted, provided the processor clock is running.
 - (c) All other domain resets are released, provided the domain clocks are running.
 - (d) The clock, reset, and power-down state of each peripheral is determined by the default settings of the PRCM.
 - (e) The ARM Cortex-A8 begins executing from the default address (Boot ROM).

7.2.3 External Warm Reset (RESET pin)

An external warm reset is activated by driving the RESET pin active-low. This resets everything in the device, except the ARM Cortex-A8 interrupt controller, test, and emulation. An emulator session stays alive during warm reset.

The following sequence must be followed during a warm reset:

- 1. Power supplies and input clock sources should already be stable.
- 2. The RESET pin must be asserted (low) for a minimum of 32 DEV_MXI cycles. Within the low period of the RESET pin, the following happens:
 - (a) All pins, except test and emulation pins, enter a Hi-Z mode.
 - (b) The PRCM asserts reset to all modules within the device, except for the ARM Cortex-A8 interrupt controller, test, and emulation.
 - (c) RSTOUT is asserted.
- 3. The RESET pin may now be de-asserted (driven high). When the RESET pin is de-asserted (high):
 - (a) The BOOT pins are latched.
 - (b) Reset to the ARM Cortex-A8 and modules without a local processor is de-asserted, with the exception of the ARM Cortex-A8 interrupt controller, test, and emulation.
 - (c) RSTOUT is de-asserted.
 - (d) The clock, reset, and power-down state of each peripheral is determined by the default settings of the PRCM.
 - (e) The ARM Cortex-A8 begins executing from the default address (Boot ROM).
 - (f) Since the ARM Cortex-A8 interrupt controller is not impacted by warm reset, application software needs to explicitly clear all pending interrupts in the ARM Cortex-A8 interrupt controller.

7.2.4 Emulation Warm Reset

An emulation warm reset is activated by the on-chip emulation module. It has the same effect and requirements as an external warm reset (RESET), with the exception that it does not re-latch the BOOT pins.

The emulator initiates an emulation warm reset via the ICEPick module. To invoke the emulation warm reset via the ICEPick module, the user can perform the following from the Code Composer Studio™ IDE menu:

 $Debug \to Advanced \ Resets \to System \ Reset.$



7.2.5 Watchdog Reset

A watchdog reset is initiated when the watchdog timer counter reaches zero. It has the same effect and requirements as an external warm reset (RESET), with the exception that it does not re-latch the BOOT pins. In addition, a watchdog reset always results in RSTOUT being asserted.

7.2.6 Software Global Cold Reset

A software global cold reset is initiated under software control. It has the same effect and requirements as a power-on reset (POR), with the exception that it does not re-latch the BOOT pins.

Software initiates a software global cold reset by writing to RST_GLOBAL_COLD_SW in the PRM_RST_CTRL register.

7.2.7 Software Global Warm Reset

A software global warm reset is initiated under software control. It has the same effect and requirements as a external warm reset ($\overline{\text{RESET}}$), with the exception that it does not re-latch the BOOT pins.

Software initiates a software global warm reset by writing to RST_GLOBAL_WARM_SW in the PRM_RST_CTRL register.

7.2.8 Test Reset (TRST pin)

A test reset is activated by the emulator asserting the \overline{TRST} pin. The only effect of a test reset is to reset the emulation logic.

7.2.9 Local Reset

The local reset for various modules within the device is controlled by programming the PRCM and/or the module's internal registers. Only the associated module is reset when a local reset is asserted, leaving the rest of the device unaffected.

For details on local reset, see the PRCM chapter of the *TMS320C6A816x C6000 DSP+ARM Processors Technical Reference Manual* (literature number <u>SPRUGX9</u>) and individual subsystem and peripheral user's guides.

7.2.10 Reset Priority

If any of the above reset sources occur simultaneously, the device only processes the highest-priority reset request. The reset request priorities, from high to low, are as follows:

- 1. Power-on reset (POR)
- 2. Test reset (TRST)
- 3. External warm reset (RESET)
- 4. Emulation warm resets
- 5. Watchdog reset
- Software global cold/warm resets.

7.2.11 Reset Status Register

The Reset Status Register (PRM_RSTST) contains information about the last reset that occurred in the system. For more information on this register, see the PRCM chapter of the *TMS320C6A816x C6000 DSP+ARM Processors Technical Reference Manual* (literature number SPRUGX9).

7.2.12 PCIe Reset Isolation

The device supports reset isolation for the PCI Express (PCIe) module. This means that the PCI Express subsystem can be reset without resetting the rest of the device.



When the device is a PCI Express Root Complex (RC), the PCIe subsystem can be reset by software through the PRCM. Software should ensure that there are no ongoing PCIe transactions before asserting this reset by first taking the PCIe subsystem into the IDLE state by programming the register CM_DEFAULT_PCI_CLKCTRL inside the PRCM. After bringing the PCIe subsystem out of reset, bus enumeration should be performed again and should treat all endpoints (EP) as if they had just been connected.

When the device is a PCI Express Endpoint (EP), the PCIe subsystem generates an interrupt when an inband reset is received. Software should process this interrupt by putting the PCIe subsystem in the IDLE state and then asserting the PCIe local reset through the PRCM.

All device-level resets mentioned in the previous sections, except Test Reset, also reset the PCIe subsystem. Therefore, the device should issue a Hot Reset to all downstream devices and re-enumerate the bus upon coming out of reset.

7.2.13 **RSTOUT**

The RSTOUT pin on the device reflects device reset status and is de-asserted (high) when the device is out of reset. In addition, this output is always 3-stated and the internal pull resistor is disabled on this pin while POR and/or RESET is asserted; therefore, an external pullup/pulldown can be used to set the state of this pin (high/low) while POR and/or RESET is asserted. For more detailed information on external pullups/pulldowns, see Section 4.2.1. This output is always asserted low when any of the following resets occur:

- Power-on reset (POR)
- External warm reset
- Emulation warm reset (RESET)
- Software global cold/warm reset
- Watchdog timer reset.

The RSTOUT pin remains asserted until PRCM releases the host ARM Cortex-A8 processor for reset.

7.2.14 Effect of Reset on Emulation and Trace

The device emulation and trace is only reset by the following sources:

- Power-on reset (POR)
- Software global cold reset
- Test reset (TRST).

Other than these three, none of the other resets affect emulation and trace functionality.

7.2.15 Reset During Power Domain Switching

Each power domain has a dedicated warm reset and cold reset. Warm reset for a power domain is asserted under either of the following two conditions:

- A power-on reset, external warm reset, emulation warm reset, or software global cold/warm reset occurs.
- 2. When that power domain switches from the ON state to the OFF state.

Cold reset for a power domain is asserted under either of the following two conditions:

- 1. A power-on reset or software global cold reset occurs.
- 2. When that power domain switches from the ON state to the OFF state.

7.2.16 Pin Behaviors at Reset

When any reset (other than test reset) described in Section 7.2.1 is asserted, all device pins are put into a Hi-Z state except for:



- Emulation pins. These pins are only put into a Hi-Z state when POR or global software cold reset is asserted.
- RSTOUT pin.

In addition, the PINCNTL registers, which control pin multiplexing, slew control, enabling the pullup/pulldown, and enabling the receiver, are reset to their default state. For a description of the RESET_ISO register, see the *TMS320C6A816x C6000 DSP+ARM Processors Technical Reference Manual* (literature number SPRUGX9).

Internal pullup/pulldown (IPU/IPD) resistors are enabled during and immediately after reset as described in the OTHER column in the tables in Section 3.2, Terminal Functions.

7.2.17 Reset Electrical Data/Timing

NOTE

If a configuration pin must be routed out from the device, the internal pullup/pulldown (IPU/IPD) resistor should not be relied upon; TI recommends the use of an external pullup/pulldown resistor.

Table 7-4. Timing Requirements for Reset

(see Figure 7-2 and Figure 7-3)

| NO. | | | MIN | MAX | UNIT |
|-----|-------------------------|--|--------------------|-----|------|
| 1 | t _{w(RESET)} | Pulse duration, POR low or RESET low | 12C ⁽¹⁾ | | ns |
| 2 | t _{su(CONFIG)} | Setup time, boot and configuration pins valid before $\overline{\text{POR}}$ high or $\overline{\text{RESET}}$ high $^{(2)}$ | 12C ⁽¹⁾ | | ns |
| 3 | t _{h(CONFIG)} | Hold time, boot and configuration pins valid after $\overline{\text{POR}}$ high or $\overline{\text{RESET}}$ high $^{(2)}$ | 0 | | ns |

C = 1/DEV_MXI clock frequency, in ns. The device clock source must be stable and at a valid frequency prior to meeting the t_{w(RESET)} requirement.

Table 7-5. Switching Characteristics Over Recommended Operating Conditions During Reset


(see Figure 7-2)

| NO. | | PARAMETER | | | UNIT |
|-----|-----------------------------|--|--------------------|----|------|
| | t _{w(RSTL)} | Pulse width, RESET low | 10C ⁽¹⁾ | | ns |
| 4 | t _{d(RSTL_IORST)} | Delay time, RESET falling to all IO entering their reset state | 0 | 14 | ns |
| 5 | t _{d(RSTL_IOFUNC)} | Delay time, RESET rising to IO exiting their reset state | 0 | 14 | ns |

⁽¹⁾ C = 1/DEV_CLKIN clock frequency, in ns.


⁽²⁾ For the list of boot and configuration pins, see , Boot Terminal Functions.





A. For more detailed information on the reset state of each pin, see Section 7.2.16, Pin Behaviors at Reset. For the IPU/IPD settings during reset, see Section 3.2, Terminal Functions.

Figure 7-2. Power-Up Timing



A. For more detailed information on the reset state of each pin, see Section 7.2.16, Pin Behaviors at Reset. For the IPU/IPD settings during reset, see Section 3.2, Terminal Functions.

Figure 7-3. Warm Reset (RESET) Timing


7.3 Clocking

The device clocks are generated from several external reference clocks that are fed to on-chip PLLs and dividers (both inside and outside of the PRCM Module). Figure 7-4 shows a high-level overview of the device clocking structure. Note that to reduce complexity, all clocking connections are not shown. For detailed information on the device clocks, see the Device Clocking and Flying Adder PLL section of the TMS320C6A816x C6000 DSP+ARM Processors Technical Reference Manual (literature number SPRUGX9).



NOTE

Frequency and timing data in this section is based on device operation at 1.2 GHz for the ARM Cortex-A8 and 1.0 GHz for the C674x DSP.



A. SGX530 is available only on the C6A8168 device.

Figure 7-4. System Clocking Overview

7.3.1 Device Clock Inputs

The device has four on-chip PLLs and one reference clock which are generated by on-chip oscillators. In addition to the 27-MHz reference clock, a 100-MHz differential clock input is required for SATA and PCIe. A third clock input is an optional 32.768-kHz clock input (no on-chip oscillator) for the RTC.

The device clock input (DEV_MXI/DEV_CLKIN) is used to generate the majority of the internal reference clocks. An external square-wave clock can be supplied to DEV_CLKIN instead of using a crystal input. The device clock should be 27 MHz.

Section 7.3.1.1 provides details on using the on-chip oscillators with external crystals for the 27-MHz system oscillator.



7.3.1.1 Using the Internal Oscillators

When the internal oscillators are used to generate the device clock, external crystals are required to be connected across the MXI and MXO pins, along with two load capacitors, as shown in Figure 7-5. The external crystal load capacitors should also be connected to the associated oscillator ground pin (DEVOSC_VSS). The capacitors should not be connected to board ground (VSS).




Figure 7-5. 27-MHz System Oscillator

The load capacitors, C1 and C2 in Figure 7-5, should be chosen such that the equation below is satisfied. C_L in the equation is the load specified by the crystal manufacturer. R_d is an optional damping resistor. All discrete components used to implement the oscillator circuit should be placed as close as possible to the associated oscillator MXI, MXO, and VSS pins.

$$\boldsymbol{C}_{L} = \frac{\boldsymbol{C}_{1}\boldsymbol{C}_{2}}{(\boldsymbol{C}_{1} + \boldsymbol{C}_{2})}$$

Table 7-6. Input Requirements for Crystal Circuit on the Device Oscillator

| PARAMETER | MIN | NOM | MAX | UNIT |
|---|--------|-------------|-----|------|
| Start-up time (from power up until oscillating at stable frequency of 27 MHz) | | | 4 | ms |
| Crystal Oscillation frequency | | 27 | | MHz |
| Parallel Load Capacitance (C1 and C2) | 12 | | 24 | pF |
| Crystal ESR | | | 60 | Ohm |
| Crystal Shunt Capacitance | | | 5 | pF |
| Crystal Oscillation Mode | Fundar | nental Only | | |
| Crystal Frequency stability | | | ±50 | ppm |



Table 7-7. DEV_CLKIN Clock Source Requirements (1)(2)(3)

(see Figure 7-6)

| NO. | | | MIN | NOM | MAX | UNIT |
|-----|----------------------|---|-------|--------|-------|------|
| 1 | t _{c(DCK)} | Cycle time, DEV_CLKIN | | 37.037 | | ns |
| 2 | t _{w(DCKH)} | Pulse duration, DEV_CLKIN high | 0.45C | | 0.55C | ns |
| 3 | t _{w(DCKL)} | Pulse duration, DEV_CLKIN low | 0.45C | | 0.55C | ns |
| 4 | t _{t(DCK)} | Transition time, DEV_CLKIN | | | 7 | ns |
| 5 | t _{J(DCK)} | Period jitter, DEV_CLKIN (VDACs not used) | | | 150 | ps |
| | | Period jitter, DEV_CLKIN (VDACs used) | | | Α | s |
| | S _f | Frequency stability, DEV_CLKIN | | | ±50 | ppm |

- (1) The reference points for the rise and fall transitions are measured at V_{II} MAX and V_{IH} MIN.
- (2) C = DEV_CLKIN cycle time in ns.

(3) -SNR

$$A = 10 * \frac{10^{\frac{-5NR}{20}}}{2 * \pi * BW} * \sqrt{\frac{BW}{27 MHz}} (s)$$

Where SNR is the desired signal-to-noise ratio and BW is the highest DAC signal bandwidth used in the system (SD = 6 MHz, 720p/1080i = 30 MHz, 1080p = 60 MHz).




Figure 7-6. DEV_CLKIN Timing

7.3.2 SERDES CLKN/P Input Clock

A high-quality, low-jitter differential clock source is required for the PCIe and SATA PHYs. The clock is required to be AC coupled to the device's SERDES_CLKP and SERDES_CLKN pins according to the specifications in Table 7-11. Both the clock source and the coupling capacitors should be placed physically as close as possible to the processor.

When the PCIe interface is used, the SERDES_CLKN/P clock is required to meet the REFCLK AC specifications outlined in the *PCI Express Card Electromechanical Specification (Gen.1 and Gen.2)*. When the SATA interface is used, the SERDES_CLKN/P clock is required to meet the specifications in Table 7-8. When both the PCIe and SATA interfaces are used, both sets of specifications must be met simultaneously.

Table 7-8. SERDES_CLKN/P Clock Source Requirements for SATA

| PARAMETER | MIN | TYP | MAX | UNIT |
|-----------------|-----|-----|-----|----------|
| Clock Frequency | | 100 | | MHz |
| Jitter | | | 50 | Ps pk-pk |
| Duty Cycle | 40 | | 60 | % |
| Rise/Fall Time | | 700 | | ps |

An HCSL differential clock source is required to meet the REFCLK AC specifications outlined in the PCI Express Card Electromechanical Specification, Rev. 2.0, at the input to the AC coupling capacitors. In addition, LVDS clock sources that are compliant to the above specification, but with the exceptions shown in Table 7-9, are also acceptable.



Table 7-9. Exceptions to REFCLK AC Specification for LVDS Clock Sources

| SYMBOL | PARAMETER | MIN | MAX | UNIT |
|-----------------|--|-------|------|------|
| V_{IH} | Differential input high voltage (V _{IH}) | 125 | 1000 | mV |
| V _{IL} | Differential input high voltage (V _{IL}) | -1000 | -125 | mV |

Table 7-10. SERDES_CLKN/P Routing Specifications

| PARAMETER | MIN | TYP | MAX | UNIT |
|--|---------------------|-----|----------------------|-------|
| Number of stubs allowed on SERDES_CLKN/P traces | | | 0 | Stubs |
| SERDES_CLKN/P trace length from oscillator to device | | | 24000 ⁽¹⁾ | Mils |
| SERDES_CLKN/P pair differential impedance | | 100 | | Ohms |
| Number of vias on each SERDES_CLKN/P trace (2) | | | 3 | Vias |
| SERDES_CLKN/P differential pair to any other trace spacing | 2*DS ⁽³⁾ | | | |

- Keep trace length as short as possible.
- (2) Vias must be used in pairs with their distance minimized.
- (3) DS is the differential spacing of the SERDES_CLKN/P traces.

AC coupling capacitors are required on the SERDES_CLKN/P pair. Table 7-11 shows the requirements for these capacitors.

Table 7-11. SERDES_CLKN/P AC Coupling Capacitors Requirements

| PARAMETER | MIN | TYP | MAX | UNIT |
|--|-----|-----|------|-------------------------------|
| SERDES_CLKN/P AC coupling capacitor value | 5 | | 100 | nF |
| SERDES_CLKN/P AC coupling capacitor package size | | | 0402 | 10 Mils ⁽¹⁾ (2) |

- (1) LxW, 10 mil units, i.e., a 0402 is a 40x20 mil surface mount capacitor.
- (2) The physical size of the capacitor should be as small as possible

7.3.3 CLKIN32 Input Clock

An external 32.768-kHz clock input can optionally be provided at the CLKIN32 pin to serve as a reference clock in place of the RTCDIVIDER clock for the RTC and Timer modules. If the CLKIN32 pin is not connected to a 32.768-kHz clock input, this pin should be pulled low. The CLKIN32 source must meet the timing requirements shown in Table 7-12.

Table 7-12. Timing Requirements for CLKIN32⁽¹⁾⁽²⁾

(see Figure 7-7)

| (555. | .9 , | | | | | |
|-------|--------------------------|------------------------------|---------|-----|-------|------|
| NO. | | | MIN | NOM | MAX | UNIT |
| 1 | t _{c(CLKIN32)} | Cycle time, CLKIN32 | 1/32768 | | | s |
| 2 | t _{w(CLKIN32H)} | Pulse duration, CLKIN32 high | 0.45C | | 0.55C | ns |
| 3 | t _{w(CKIN32L)} | Pulse duration, CLKIN32 low | 0.45C | | 0.55C | ns |
| 4 | t _{t(CLKIN32)} | Transition time, CLKIN32 | | | 7 | ns |
| 5 | t _{J(CLKIN32)} | Period jitter, CLKIN32 | | | 0.02C | ns |

- (1) The reference points for the rise and fall transitions are measured at V $_{\rm IL}$ MAX and V $_{\rm IH}$ MIN.
- (2) C = CLKIN32 cycle time, in ns. For example, when CLKIN32 frequency is 32768 Hz, use C = 1/32768 s.




Figure 7-7. CLKIN32 Timing



7.3.4 PLLs

The device contains four embedded PLLs (Main, Audio, Video and DDR) that provide clocks to different parts of the system. For a high-level view of the device clock architecture, including the PLL reference clock sources and connections, see Figure 7-4.

The reference clock for most of the PLLs comes from the DEV_CLKIN input clock. Also, each PLL supports a bypass mode in which the reference clock can be directly passed to the PLL CLKOUT. All device PLLs (except the DDR PLL) come-up in bypass mode after reset.

Flying-adder PLLs are used for all the on-chip PLLs. Figure 7-8 shows the basic structure of the flying-adder PLL.




Figure 7-8. Flying-Adder PLL

The flying-adder PLL has two main components: a multi-phase PLL and the flying-adder synthesizer. The multi-phase PLL takes an input reference clock (fr), multiplies it with factor, N, and provides a K-phase output to the flying-adder synthesizer. The flying-adder synthesizer takes this multi-phase clock input and produces a variable frequency clock (fs). There can be a post divider on this clock which takes in clock fs and drives out clock fo. The frequency of the clock driven out is given by:

$$fo = \left[\frac{(N * K)}{(FREQ * P * M)} \right] * fr$$

There can be multiple flying-adder synthesizers attached to one multi-phase PLL to generate different frequencies. In this case, FREQ (4 bits of integer and 24 bits of fractional value) and M (1 to 255) values can be adjusted for each clock separately, based on the frequency needed. A multi-phase PLL used in this device has a value of K = 8.

For details on programming the device PLLs, see the PLL chapter of the *TMS320C6A816x C6000 DSP+ARM Processors Technical Reference Manual* (literature number <u>SPRUGX9</u>).

7.3.4.1 PLL Programming Limits

When programming the PLLs, the result of the following equation must be greater than the value shown in the corresponding PLL table (this determines if the chosen PLL frequency is a valid one).

$$\left(\frac{\text{Floor}(\text{M*FREQ})*\text{P*10}^6}{\text{PLL_CLKIN*8*N}}\right) - \sqrt{\frac{\text{A*M*FREQ}}{8}} - \text{H}$$

Where:

- PLL_CLKIN is the input clock frequency (in MHz) to the PLL before the P divider
- Floor() = round down
- M = PLL divider
- FREQ = PLL frequency setting

Product Folder Link(s): TMS320C6A8168 TMS320C6A8167



- A = 169 for all PLLs with the following exception: A = 218 for the audio PLL when its input is sourced from the main PLL output
- H = 10 if M * FREQ is a multiple of 8; otherwise, H = 0
- 800 MHz ≤ PLL_CLKIN * N / P ≤ 1600 MHz
- 10 MHz ≤ PLL_CLKIN / P ≤ 60 MHz

Table 7-13. PLL Clock Frequencies

| CLOCK | MIN CYCLE | MAX FREQUENCY |
|-----------------------|-----------|---------------|
| Main PLL | <u> </u> | <u> </u> |
| Clock1, DSP @ 667 MHz | 1499 | 667 |
| Clock1, DSP @ 800 MHz | 1250 | 800 |
| Clock1, DSP @ 1.0 GHz | 1000 | 1000 |
| Clock2, ARM @ 720 MHz | 1389 | 720 |
| Clock2, ARM @ 1.0 GHz | 1000 | 1000 |
| Clock2, ARM @ 1.2 GHz | 833 | 1200 |
| Clock3 | 1847 | 532 |
| Clock4 | 1991 | 494 |
| DDR PLL | • | • |
| Clock 2 | 18447 | 54 |
| Clock 3 | 2443 | 405 |
| Video PLL | | |
| Clock 1 | 1485 | 660 |
| Clock 2 | 1485 | 660 |
| Clock 3 | 1485 | 660 |
| Audio PLL | | |
| Clock 2 | 6290 | 158 |
| Clock 3 | 5041 | 197 |
| Clock 4 | 10000 | 100 |
| Clock 5 | 10000 | 100 |

7.3.4.2 PLL Power Supply Filtering

The device PLLs are supplied externally via the VDDA_PLL power-supply pins. External filtering must be added on the PLL supply pins to ensure that the requirements in Table 7-14 are met.

Table 7-14. Power Supply Requirements

| PARAMETER | MIN MAX | UNIT |
|--------------------------------|---------|--------|
| Dynamic noise at VDDA_PLL pins | 50 | mV p-p |

7.3.4.3 PLL Locking Sequence

All of the flying-adder PLLs (except the DDR PLL) come-up in bypass mode at reset. All of the registers (P, N, FREQ, and M) need to be programmed appropriately and then wait approximately 8 µs for PLL_Audio and 5 µs for the other PLLS to be locked. Verification that the PLL is locked can be checked by accessing the lock status bit in the PLL control register for each PLL (bit = 1 when the PLL is locked). Once the PLL is locked, then the FA-PLL can be taken out of bypass mode. Control for bypass mode is through chip-level registers. For more details on the PLL registers and bypass logic, see the PLL chapter of the TMS320C6A816x C6000 DSP+ARM Processors Technical Reference Manual (literature number SPRUGX9).



7.3.4.4 PLL Registers

The PLL control registers reside in the control module and are listed in Table 4-3.

7.3.5 SYSCLKs

In some cases, the system clock inputs and PLL outputs are sent to the PRCM module for division and multiplexing before being routed to the various device modules. These clock outputs from the PRCM module are called SYSCLKs. Table 7-15 lists the main device SYSCLKs along with their maximum supported clock frequencies. In addition, limits shown in the table may be further restricted by the clock frequency limitations of the device modules using these clocks. Frequency data in this table is based on device operation at 1.2 GHz for the ARM Cortex-A8 and 1.0 GHz for the C674x DSP. For more details on module clock frequency limits, see Section 7.3.6.

Table 7-15. SYSCLK Frequencies

| SYSCLK | DEVICE SPEED RANGE | MAXIMUM FREQUENCY | DESTINATION |
|----------|-----------------------|-------------------|---|
| SYSCLK1 | Blank | 800 MHz | To C674x DSP |
| | 2 | 1.0 GHz | 10 C674x DSP |
| SYSCLK2 | Blank | 1.0 GHz | To ADM Contact AD |
| | 2 | 1.2 GHz | To ARM Cortex-A8 |
| SYSCLK4 | | ~500 MHz | L3, OCP clock for HDVPSS, TPTCs, TPCC, DMM, Unicache clock for Media Controller, EDMA |
| SYSCLK5 | | ~250 MHz | L3, L4_HS, OCP clock for EMAC, SATA, PCIe, Media Controller, OCMC RAM |
| SYSCLK6 | | ~125 MHz | L3, L4_STD, UART, I2C, SPI, SD/SDIO, TIMER, GPIO, PRCM, McASP, McBSP, GPMC, ELM, HDMI, WDT, Mailbox, RTC, Spinlock, SmartReflex and USB |
| SYSCLK8 | | 400 MHz | DMM, DDR OCP clock |
| SYSCLK23 | Blank | 333 MHz | COVERS COR starts |
| | 2 | 300 MHz | SGX530 OCP clock |
| SYSCLK24 | | 125 MHz | GMII clock |



7.3.6 Module Clocks

Device modules receive their clock directly from an external clock input, directly from a PLL, or from a PRCM SYSCLK output. Table 7-16 lists the clock source options for each module, along with the maximum frequency that module can accept. Frequency data in this table is based on device operation at 1.2 GHz for the ARM Cortex-A8 and 1.0 GHz for the C674x DSP. The device PLLs and dividers must be programmed not to exceed the maximum frequencies listed in this table to ensure proper module functionality.

Table 7-16. Module Clock Frequencies

| MODULE | CLOCK SOURCE(S) | DEVICE SPEED RANGE | MAX. FREQUENCY (MHz) |
|--------------------|---------------------|-----------------------|----------------------|
| C674x DSP | PLL_MAIN, SYSCLK1 | Blank | 800 |
| | | 2 | 1000 |
| Cortex-A8 | PLL_MAIN, SYSCLK2 | Blank | 1000 |
| | | 2 | 1200 |
| DMM | PLL_DDR, SYSCLK4 | | 500 |
| DMM, DDR OCP clock | PLL_DDR, SYSCLK8 | | 400 |
| EDMA | SYSCLK4 | | 500 |
| ELM | SYSCLK6 | | 125 |
| EMAC | SYSCLK5 | | 250 |
| GPIO0/1 | SYSCLK6 SYSCLK18 | | 125 32.768 |
| GPMC | SYSCLK6 | | 125 |
| HDMI | PLL_VIDEO, SYSCLK6 | | 125 |
| HDMI I2S | PLL_AUDIO | | 50 |
| HDMI CEC | SYSCLK9 | | 48 |
| HDVPSS VPDMA | PLL_MAIN, SYSCLK4 | | 500 |
| HDVPSS | SYSCLK5 | | 250 |
| HDVPSS Interface | SYSCLK6 | | 125 |
| HDVPSS HD VENCD | PLL_VIDEO, SYSCLK13 | | 165 |
| HDVPSS HD VENCA | PLL_VIDEO, SYSCLK15 | | 165 |
| HDVPSS SD VENC | PLL_VIDEO, SYSCLK17 | | 54 |
| I2C0/1 | SYSCLK6 SYSCLK10 | | 125 48 |
| L3 | PLL_MAIN, SYSCLK4 | | 500 |
| L3 | PLL_MAIN, SYSCLK5 | | 250 |
| L3 | PLL_MAIN, SYSCLK6 | | 125 |
| L4 HS | PLL_MAIN, SYSCLK5 | | 250 |
| L4 STD | PLL_MAIN, SYSCLK6 | | 125 |
| Mailbox | SYSCLK6 | | 125 |
| McASP0/1/2 | PLL_AUDIO, SYSCLK6 | | 125 |
| McBSP | PLL_AUDIO, SYSCLK6 | | 125 |
| Media Controller | SYSCLK4 | | 500 |
| MMU | SYSCLK4 | | 500 |
| OCMC RAM | SYSCLK5 | | 250 |
| PCIe | SYSCLK5 | | 250 |
| RTC | SYSCLK6 SYSCLK18 | | 125 32.768 |
| SATA | SYSCLK5 | | 250 |
| SD/SDIO | SYSCLK6 SYSCLK10 | | 125 48 |

154



| MODULE | CLOCK SOURCE(S) | DEVICE SPEED RANGE | MAX. FREQUENCY (MHz) |
|-------------|---------------------|-----------------------|----------------------|
| SGX530 | SYSCLK23 | Blank | 333 |
| | | 2 | 300 |
| SmartReflex | SYSCLK6 | | 125 |
| SPI | SYSCLK6 SYSCLK10 | | 125 48 |
| Spinlock | SYSCLK6 | | 125 |
| Timers, WDT | SYSCLK6 SYSCLK18 | | 125 32.768 |
| UART0/1/2 | SYSCLK6 SYSCLK10 | | 125 48 |
| USB0/1 | SYSCLK6 | | 125 |

7.3.7 Output Clock Select Logic

The device includes one selectable general-purpose clock output (CLKOUT). The source for these output clocks is controlled by the CLKOUT_MUX register in the control module and shown in Figure 7-9.




Figure 7-9. CLKOUT Source Selection Logic

As shown in the figure, there are four possible sources for CLKOUT, one clock from each of the four PLLs. The selected clock can be further divided by any ratio from 1 to 1/8 before going out on the CLKOUT pin. The default selection is to select main PLL clock5, divider set to 1/1, and clock disabled.

Table 7-17. Switching Characteristics Over Recommended Operating Conditions for CLKOUT⁽¹⁾⁽²⁾

(see Figure 7-10)

| NO | PARAMETER | MIN | MAX | UNIT |
|----|---|-------|-------|------|
| 1 | t _{c(CLKOUT)} Cycle time, CLKOUT | 10 | | ns |
| 2 | t _{w(CLKOUTH)} Pulse duration, CLKOUT high | 0.45P | 0.55P | ns |
| 3 | t _{w(CLKOUTL)} Pulse duration, CLKOUT low | 0.45P | 0.55P | ns |
| 4 | t _{t(CLKOUT)} Transition time, CLKOUT | | 0.05P | ns |

- (1) The reference points for the rise and fall transitions are measured at V_{OL} MAX and V_{OH} MIN.
- (2) P = 1/CLKOUT clock frequency in nanoseconds (ns). For example, when CLKOUT frequency is 100 MHz, use P = 10 ns.




Figure 7-10. CLKOUT Timing



7.4 Interrupts

The device has a large number of interrupts. It also has masters (ARM Cortex[™]-A8, C674x DSP) capable of servicing interrupts. Specific details, such as the processing flow, configuration steps, and interrupt controller registers, for each of these masters are found in their respective subsystem documentation.

7.4.1 Interrupt Summary List

Table 7-18 lists all the device interrupts by module and indicates the interrupt destination: ARM Cortex[™]-A8, C674x DSP.

Table 7-18. Interrupts By Module

| MODULE | INTERRUPT | DESTINA | ATION | |
|------------|------------------------|------------|-------|--|
| MODULE | | Cortex™-A8 | C674x | DESCRIPTION |
| Ci-LATA | INTRQ | | | CATA Mandada interment |
| Serial ATA | INTRQ_PEND_N | X | | SATA Module interrupt |
| | C0_RX_THRESH_INTR_REQ | | | Descrive threehold (non-need) |
| | C0_RX_THRESH_INTR_PEND | Х | Х | Receive threshold (non paced) |
| | C0_RX_INTR_REQ | | | Description and in a interrupt (paged) |
| EMAC SS0 | C0_RX_INTR_PEND | Х | Х | Receive pending interrupt (paced) |
| EIVIAC 550 | C0_TX_INTR_REQ | | | Transmit nanding interrupt (paged) |
| | C0_TX_INTR_PEND | Х | Х | Transmit pending interrupt (paced) |
| | C0_MISC_INTR_REQ | | | Stat, Host, MDIO LINKINT or MDIO USERINT |
| | C0_MISC_INTR_PEND | X | X | Stat, HOST, MIDIO EINKINT OF MIDIO OSEKINT |
| | C0_RX_THRESH_INTR_REQ | | | Receive threshold (non paced) |
| | C0_RX_THRESH_INTR_PEND | X | X | Receive tilleshold (non paced) |
| | C0_RX_INTR_REQ | | | Receive pending interrupt (paced) |
| EMAC SS1 | C0_RX_INTR_PEND | X | X | Receive pending interrupt (paced) |
| EWIAC 551 | C0_TX_INTR_REQ | | | Transmit pending interrupt (paced) |
| | C0_TX_INTR_PEND | X | X | Transmit pending interrupt (paced) |
| | C0_MISC_INTR_REQ | | | Stat, Host, MDIO LINKINT or MDIO USERINT |
| | C0_MISC_INTR_PEND | X | X | Stat, HOST, MIDIO EINKINT OF MIDIO OSEKINT |
| | USBSS_INTR_REQ | | | Queue MGR or CPPI Completion interrupt |
| | USBSS_INTR_PEND | X | | Queue MGR of CPPI Completion Interrupt |
| | USB0_INTR_REQ | | | |
| USB2.0 SS | USB0_INTR_PEND | X | | RX/TX DMA, Endpoint ready/error, or USB2.0 |
| | USB1_INTR_REQ | | | interrupt |
| | USB1_INTR_PEND | X | | |
| | SLV0P_SWAKEUP | X | | USB wakeup |



| MODULE | INTERRUPT | DESTINA | ATION | | |
|-----------|--------------------------|------------------|-------|---------------------------------|--|
| MODULE | INTERRUPT | Cortex™-A8 C674x | | DESCRIPTION | |
| | PCIE_INT_I_INTR0 | | | | |
| | PCIE_INT_I_INTR_PEND_N0 | X | | Legacy interrupt (RC mode only) | |
| | PCIE_INT_I_INTR1 | | | MCL interment (DC mode only) | |
| | PCIE_INT_I_INTR_PEND_N1 | X | | MSI interrupt (RC mode only) | |
| | PCIE_INT_I_INTR2 | | | Faror interment | |
| | PCIE_INT_I_INTR_PEND_N2 | X | | Error interrupt | |
| | PCIE_INT_I_INTR3 | | | Dawe Manager and interest | |
| | PCIE_INT_I_INTR_PEND_N3 | Х | | Power Management interrupt | |
| | PCIE_INT_I_INTR4 | | | | |
| | PCIE_INT_I_INTR_PEND_N4 | | | | |
| | PCIE_INT_I_INTR5 | | | | |
| | PCIE_INT_I_INTR_PEND_N5 | | | | |
| | PCIE_INT_I_INTR6 | | | | |
| | PCIE_INT_I_INTR_PEND_N6 | | | | |
| | PCIE_INT_I_INTR7 | | | | |
| | PCIE_INT_I_INTR_PEND_N7 | | | | |
| PCIe Gen2 | PCIE_INT_I_INTR8 | | | | |
| | PCIE_INT_I_INTR_PEND_N8 | | | | |
| | PCIE_INT_I_INTR9 | | | | |
| | PCIE_INT_I_INTR_PEND_N9 | | | | |
| | PCIE_INT_I_INTR10 | | | Reserved | |
| | PCIE_INT_I_INTR_PEND_N10 | | | | |
| | PCIE_INT_I_INTR11 | | | | |
| | PCIE_INT_I_INTR_PEND_N11 | X | | | |
| | PCIE_INT_I_INTR12 | | | | |
| | PCIE_INT_I_INTR_PEND_N12 | X | | | |
| | PCIE_INT_I_INTR13 | | | | |
| | PCIE_INT_I_INTR_PEND_N13 | X | | | |
| | PCIE_INT_I_INTR14 | | | | |
| | PCIE_INT_I_INTR_PEND_N14 | X | | | |
| | PCIE_INT_I_INTR15 | | | | |
| | PCIE_INT_I_INTR_PEND_N15 | X | | | |
| | SLE_IDLEP_SWAKEPUP | X | | PCIe wakeup | |



| | | DESTIN | | | |
|--------------|---------------------|-------------|-------|--------------------------|--|
| MODULE | INTERRUPT | Cortex™-A8 | C674x | DESCRIPTION | |
| | TPCC_INT_PO[0] | GOILGIA 710 | | | |
| | TPCC_INT_PEND_N[0] | X | | Region 0 DMA completion | |
| | TPCC_INT_PO[1] | | | | |
| | TPCC_INT_PEND_N[1] | | Х | Region 1 DMA completion | |
| | TPCC_INT_PO[2] | | | | |
| | TPCC_INT_PEND_N[2] | | | Region 2 DMA completion | |
| | TPCC_INT_PO[3] | | | | |
| | TPCC_INT_PEND_N[3] | | | Region 3 DMA completion | |
| | TPCC_INT_PO[4] | | | | |
| | TPCC_INT_PEND_N[4] | | | Region 4 DMA completion | |
| | TPCC_INT_PO[5] | | | | |
| TPCC | TPCC_INT_PEND_N[5] | | | Region 5 DMA completion | |
| | TPCC_INT_PO[6] | | | | |
| | TPCC_INT_PEND_N[6] | | | Region 6 DMA completion | |
| | TPCC_INT_PO[7] | | | | |
| | TPCC_INT_PEND_N[7] | | | Region 7 DMA completion | |
| | TPCC_MPINT_PO | | | | |
| | TPCC_MPINT_PEND_N | X | | Memory protection error | |
| | TPCC ERRINT PO | | | | |
| | TPCC_ERRINT_PEND_N | X | Х | TPCC error | |
| | TPCC_INTG_PO | | | | |
| | TPCC_INTG_PEND_N | | | DMA Global completion | |
| | TPTC_ERRINT_PO | | | | |
| | TPTC_LERRINT_PO | X | Х | TPTC0 error | |
| TPTC 0 | TPTC_INT_PO | | | | |
| | TPTC_LINT_PO | | | TPTC0 completion | |
| | TPTC_ERRINT_PO | | | | |
| | TPTC_LERRINT_PO | X | | TPTC1 error | |
| TPTC 1 | TPTC_INT_PO | | | | |
| | TPTC_LINT_PO | | | TPTC1 completion | |
| | TPTC_ERRINT_PO | | | | |
| | TPTC_LERRINT_PO | X | | TPTC2 error | |
| TPTC 2 | TPTC_INT_PO | | | | |
| | TPTC_LINT_PO | | | TPTC2 completion | |
| | TPTC_ERRINT_PO | | | | |
| TDTO 0 | TPTC_LERRINT_PO | X | | TPTC3 error | |
| TPTC 3 | TPTC_INT_PO | | | TDTO: | |
| | TPTC_LINT_PO | | | TPTC3 completion | |
| DDD EMIE | SYS_ERR_INTR | | | | |
| DDR EMIF4d 0 | SYS_ERR_INTR_PEND_N | X | | ENVIE | |
| DDD EMIEA-IA | SYS_ERR_INTR | | | EMIF error | |
| DDR EMIF4d 1 | SYS_ERR_INTR_PEND_N | X | | | |
| GPMC | GPMC_SINTERRUPT | Х | | GPMC interrupt | |
| UART 0 | NIRQ | X | Х | UART/IrDA 0 interrupt | |
| UART 1 | NIRQ | X | Х | UART/IrDA 1 interrupt | |
| UART 2 | NIRQ | X | Х | UART/IrDA 2 interrupt | |
| Timor4 | POINTR_REQ | | | 22 hit Timord interment | |
| Timer1 | POINTR_PEND | X | Х | 32-bit Timer1 interrupt | |
| TimerO | POINTR_REQ | | | 20 hit Timer 2 interrupt | |
| Timer2 | POINTR_PEND | X | Х | 32-bit Timer2 interrupt | |

158



| MODILLE | INTERRUPT | DESTIN | ATION | DECORIDEION | |
|----------|-------------------|------------|-------|--|--|
| MODULE | | Cortex™-A8 | C674x | DESCRIPTION | |
| Timer3 | POINTR_REQ | | | 22 hit Timer2 interrupt | |
| · inicio | POINTR_PEND | X | Х | 32-bit Timer3 interrupt | |
| Timer4 | POINTR_REQ | | | 32-bit Timer4 interrupt | |
| | POINTR_PEND | X | X | 32-bit Timer4 interrupt | |
| Ti | POINTR_REQ | | | OO hit Time of intermed | |
| Timer5 | POINTR_PEND | X | Х | 32-bit Timer5 interrupt | |
| Timore | POINTR_REQ | | | 22 hit Timoré interrupt | |
| Timer6 | POINTR_PEND | X | X | 32-bit Timer6 interrupt | |
| Timer7 | POINTR_REQ | | | 22 hit Timer7 interrupt | |
| Timer7 | POINTR_PEND | X | Х | 32-bit Timer7 interrupt | |
| WDTimer1 | PO_INT_REQ | X | Х | Watchdog Timer | |
| 1200 | POINTRREQ | | | | |
| I2C0 | POINTRPEND | X | Х | IOO Due interment | |
| 1004 | POINTRREQ | | | I2C Bus interrupt | |
| I2C1 | POINTRPEND | X | Х | | |
| SPI | SINTERRUPTN | X | Х | SPI Interrupt | |
| SDIO | IRQOQN | X | Х | SDIO interrupt | |
| | MCASP_X_INTR_REQ | | | N AOD O T | |
| M 40D 0 | MCASP_X_INTR_PEND | X | Х | McASP 0 Transmit interrupt | |
| McASP 0 | MCASP_R_INTR_REQ | | | | |
| | MCASP_R_INTR_PEND | X | Х | McASP 0 Receive interrupt | |
| | MCASP_X_INTR_REQ | | | | |
| M 40D 4 | MCASP_X_INTR_PEND | X | Х | McASP 1 Transmit interrupt | |
| McASP 1 | MCASP_R_INTR_REQ | | | M AGD A D | |
| | MCASP_R_INTR_PEND | X | Х | McASP 1 Receive interrupt | |
| | MCASP_X_INTR_REQ | | | M AOD O T | |
| M-ACD 0 | MCASP_X_INTR_PEND | X | Х | McASP 2 Transmit interrupt | |
| McASP 2 | MCASP_R_INTR_REQ | | | M AOD O D | |
| | MCASP_R_INTR_PEND | X | Х | McASP 2 Receive interrupt | |
| | PORRINTERRUPT | | | McBSP Receive Int (legacy mode) | |
| | PORXINTERRUPT | | | McBSP Transmit Int (legacy mode) | |
| McBSP | PORROVFLINTERRUPT | | | McBSP Receive Overflow Int (legacy mode) | |
| | PORCOMMONIRQ | X | Х | McBSP Common Int | |
| | TIMER_INTR_REQ | | | · · · | |
| 570 | TIMER_INTR_PEND | X | | Timer interrupt | |
| RTC | ALARM_INTR_REQ | | | | |
| | ALARM_INTR_PEND | X | | Alarm interrupt | |
| | POINTRREQ1 | | | ODIO 0 i i i i i i i | |
| ODIO A | POINTRPEND1 | X | Х | GPIO 0 interrupt 1 | |
| GPIO 0 | POINTRREQ2 | | | CDIO o interment o | |
| | POINTRPEND2 | X | Х | GPIO 0 interrupt 2 | |
| | POINTRREQ1 | | | ODIO 4 : 1 | |
| 0010.4 | POINTRPEND1 | X | Х | GPIO 1 interrupt 1 | |
| GPIO 1 | POINTRREQ2 | | | and the same | |
| | POINTRPEND2 | X | Х | GPIO 1 interrupt 2 | |
| PRCM | | | | Reserved | |
| | | | | 1 | |



| | DESTINATION | | | |
|----------------|-------------------|------------|-------|---|
| MODULE | INTERRUPT | Cortex™-A8 | C674x | DESCRIPTION |
| | INTR0_INTR | | | Intr0 pulse version |
| | INTR0_INTR_PEND_N | X | | Intr0 level version |
| | INTR1_INTR | | | Intr1 pulse version |
| | INTR1_INTR_PEND_N | | Х | Intr1 level version |
| HDVPSS | INTR2_INTR | | | Intr2 pulse version |
| | INTR2_INTR_PEND_N | | | Intr2 level version |
| | INTR3_INTR | | | Intr3 pulse version |
| | INTR3_INTR_PEND_N | | | Intr3 level version |
| | THALIAIRQ | X | | Error in the IMG bus |
| SGX530 | TARGETSINTERRUPT | | | Target slave error interrupt |
| (C6A8168 only) | INITMINTERRUPT | | | Initiator master error interrupt |
| HDMI 1.3 | INTRO_INTR | | | Intr0 pulse version |
| Transmit | INTR0_INTR_PEND_N | X | Х | Intr0 level version |
| | INTRREQ | | | SVT SmartReflex interrupt pulse version |
| SmartReflex0 | INTRPEND | X | | SVT SmartReflex interrupt level version |
| | INTRREQ | | | HVT SmartReflex interrupt pulse version |
| SmartReflex1 | INTRPEND | X | | HVT SmartReflex interrupt level version |
| PBIST | | | | Reserved |
| | MAIL_U0_IRQ | X | | 110001100 |
| | MAIL U1 IRQ | | Х | |
| Mailbox | MAIL_U2_IRQ | | | Mailbox interrupt |
| | MAIL_U3_IRQ | | | _ |
| NMI | NMI_INT | X | | NMI Interrupt |
| TVIVII | L3_DBG_IRQ | X | | L3 debug error |
| Infrastructure | L3_APP_IRQ | X | | L3 application error |
| System MMU | MMU_INTR | X | | Table walk abort |
| DMM | DMM_HIGH_INTRPEND | X | | PAT fault |
| Divilivi | COMMTX | X | | 1777 Iddit |
| | COMMRX | X | | ARM ICECrusher interrupt |
| Cortex™-A8 SS | BENCH | X | | ARM NPMUIRQ |
| CONOX 710 CC | ELM_IRQ | X | | Error Location process completion |
| | EMUINT | X | | E2ICE interrupt |
| | EVT0 | | Х | LETOL IIIOTOPE |
| | EVT1 | | X | |
| C674x | EVT2 | | X | _ |
| (Int Ctrl) | EVT3 | | X | |
| | INTERR | | X | |
| C674x (ECM) | EMU_DTDMA | | X | _ |
| COT+X (LCIVI) | EMU_RTDXRX | | X | |
| C674x (RTDX) | EMU_RTDXTX | | X | |
| | | | | _ |
| C674x (EMC) | IDMAINT0 IDMAINT1 | | X | C674x Internal |
| COT4X (LIVIC) | EMC IDMAERR | | | _ |
| C674x (PBIST) | PBISTINT | | X | |
| | | | | _ |
| C674x (EFLA) | EFIINTA | | X | |
| C674x (EFI B) | EFIINTB | | X | |
| C674x (PMC) | PMC_ED | | X | _ |
| C674x (UMC) | UMC_ED1 | | X | |
| | UMC_ED2 | | X | |
| C674x (PDC) | PDC_INT | | X | |

160



| MODULE | INTERRUPT | DESTINA | ATION | |
|-------------|------------|------------|-------|----------------|
| | | Cortex™-A8 | C674x | DESCRIPTION |
| SYS | SYS_CMPA | | Х | Sys |
| 0074 (DMO) | PMC_CMPA | | Х | |
| C674x (PMC) | PMC_DMPA | | Х | |
| C674x (DMC) | DMC_CMPA | | Х | |
| | DMC_DMPA | | Х | 0074 1 1 |
| 0074 (UNAO) | UMC_CMPA | | Х | C674x Internal |
| C674x (UMC) | UMC_DMPA | | Х | |
| C674x (EMC) | EMC_CMPA | | Х | |
| | EMC_BUSERR | | Х | 7 |



7.4.2 Cortex[™]-A8 Interrupts

The Cortex[™]-A8 Interrupt Controller (AINTC) takes ARM device interrupts and maps them to either the interrupt request (IRQ) or fast interrupt request (FIQ) of the ARM with an individual priority level. The AINTC interrupts must be active low-level interrupts.

The AINTC is responsible for prioritizing all service requests from the system peripherals directed to the Cortex[™]-A8 SS and generating either nIRQ or nFIQ to the host. The type of the interrupt (nIRQ or nFIQ) and the priority of the interrupt inputs are programmable. It has the capability to handle up to 128 requests which can be steered/prioritized as nFIQ or nIRQ interrupt requests.

The general features of the AINTC are:

- Up to 128 level-sensitive interrupts inputs
- · Individual priority for each interrupt input
- Each interrupt can be steered to nFIQ or nIRQ
- · Independent priority sorting for nFIQ and nIRQ.

Table 7-19. Cortex™-A8 Interrupt Controller Connections

| INTERRUPT NUMBER | ACRONYM | SOURCE |
|---------------------|-------------|--------------------------|
| 0 | EMUINT | Internal |
| 1 | COMMTX | Internal |
| 2 | COMMRX | Internal |
| 3 | BENCH | Internal |
| 4 | ELM_IRQ | ELM |
| 5-6 | - | |
| 7 | NMI | External Pin |
| 8 | - | |
| 9 | L3DEBUG | L3 |
| 10 | L3APPINT | L3 |
| 11 | - | |
| 12 | EDMACOMPINT | TPCC |
| 13 | EDMAMPERR | TPCC |
| 14 | EDMAERRINT | TPCC |
| 15 | - | |
| 16 | SATAINT | SATA |
| 17 | USBSSINT | USBSS |
| 18 | USBINT0 | USBSS |
| 19 | USBINT1 | USBSS |
| 20-33 | - | |
| 34 | USBWAKEUP | USBSS |
| 35 | PCIeWAKEUP | PCIe |
| 36 | DSSINT | HDVPSS |
| 37 | GFXINT | SGX530 (C6A8168 only) |
| 38 | HDMIINT | НДМІ |
| 39 | - | |
| 40 | MACRXTHR0 | EMAC0 |
| 41 | MACRXINT0 | EMAC0 |
| 42 | MACTXINT0 | EMAC0 |
| 43 | MACMISC0 | EMAC0 |



Table 7-19. Cortex™-A8 Interrupt Controller Connections (continued)

| INTERRUPT | ACRONYM | SOURCE |
|--------------|------------------------|--------------|
| NUMBER 44 | MACRXTHR1 | EMAC1 |
| 45 | MACRXINT1 | EMAC1 |
| 46 | MACTXINT1 | EMAC1 |
| 47 | MACMISC1 | EMAC1 |
| 48 | PCIINT0 | PCIe |
| 49 | PCIINT1 | PCIe |
| 50 | PCIINT2 | PCIe |
| 51 | PCIINT3 | PCIe |
| 52-63 | | FOIE |
| 64 | - SDINT | SD/SDIO |
| 65 | SPIINT | SPI |
| 66 | | SFI |
| | - TINIT4 | Timer1 |
| 67 | TINT1 | |
| 68 | TINT2 | Timer2 |
| 69 70 | TINT3 | Timer3 |
| 70 | I2CINT0 I2CINT1 | I2C0 I2C1 |
| | | - |
| 72 | UARTINTO | UARTO |
| 73 | UARTINTO | UART1 |
| 74 | UARTINT2 | UART2 |
| 75 | RTCINT | RTC |
| 76 | RTCALARMINT | RTC |
| 77 | MBINT | Mailbox |
| 78-79 | - MCATVINITO | Manacho |
| 80 | MCATXINTO | McASP0 |
| 81 | MCARXINTO | McASP0 |
| 82 | MCATXINT1 | McASP1 |
| 83 | MCARXINT1 | McASP1 |
| 84 | MCATXINT2 | McASP2 |
| 85 | MCARXINT2 MCBSPINT | McASP2 |
| 86 | MCBSPINT | McBSP |
| 87-90 | - WDTINT | WIDTIMEDA |
| 91 92 | WDTINT TINT4 | WDTIMER1 |
| | TINT4 | Timer4 |
| 93 | TINT5 | Timer5 |
| 94 | TINT6 | Timer6 |
| 95 | TINT7 | Timer7 |
| 96 | GPIOINT0A CRIGINTOR | GPIO 0 |
| 97 | GPIOINT0B | GPIO 0 |
| 98 | GPIOINT1A | GPIO 1 |
| 99 | GPIOINT1B | GPIO 1 |
| 100 | GPMCINT | GPMC |
| 101 | DDRERR0 | DDR EMIFO |
| 102 | DDRERR1 | DDR EMIF1 |
| 103-111 | - TOERDINITO | TRICO |
| 112 | TCERRINT0 | TPTC0 |
| 113 | TCERRINT1 | TPTC1 |



Table 7-19. Cortex[™]-A8 Interrupt Controller Connections (continued)

| INTERRUPT NUMBER | ACRONYM | SOURCE |
|---------------------|-----------|--------------|
| 114 | TCERRINT2 | TPTC2 |
| 115 | TCERRINT3 | TPTC3 |
| 116-119 | - | |
| 120 | SMRFLX0 | SmartReflex0 |
| 121 | SMRFLX1 | SmartReflex1 |
| 122 | SYSMMUINT | System MMU |
| 123 | - | |
| 124 | DMMINT | DMM |
| 125-127 | - | |

7.4.3 C674x Interrupts

The C674x DSP interrupt controller is contained within the C674x module itself. This controller includes an event combiner, interrupt selector, exception combiner, and advanced event generator which allow a large number of system interrupts to be routed to its 12 maskable interrupts, grouped together for an exception input or used as an event trigger.

The controller combines device events into 12 CPU interrupts. It also controls the generation of the CPU exception and emulation interrupts and the generation of AEG events. The C674x interrupt controller captures all events on the rising-edge. (C674x interrupt inputs must be active high pulse interrupts.) On the device, only the level interrupts of the IP blocks are used and are converted into pulse interrupts by chip-level logic before connection to the C674x interrupt inputs.

Within the C674x interrupt controller, the interrupt selector contains registers that allow the user to program the source for each of 12 CPU interrupts. Some of the event sources come from within the C674x module itself.

Table 7-20 shows the connection of device interrupts to the C674x. Shaded entries are hard coded within the C674x module and cannot be changed.

Table 7-20. C674x Interrupt Controller Connections (1)

| INTERRUPT NUMBER | ACRONYM | SOURCE |
|---------------------|------------|--------------|
| 0 | EVT0 | C674x (INTC) |
| 1 | EVT1 | C674x (INTC) |
| 2 | EVT2 | C674x (INTC) |
| 3 | EVT3 | C674x (INTC) |
| 4-8 | - | |
| 9 | EMU_DTDMA | C674x (ECM) |
| 10 | Reserved | C674x |
| 11 | EMU_RTDXRX | C674x (RTDX) |
| 12 | EMU_RTDXTX | C674x (RTDX) |
| 13 | IDMAINT0 | C674x (EMC) |
| 14 | IDMAINT1 | C674x (EMC) |
| 15 | SDINT | SD/SDIO |
| 16 | SPIINT | SPI |
| 17-19 | - | |
| 20 | EDMAINT | TPCC |
| 21 | EDMAERRINT | TPCC |

⁽¹⁾ Shaded interrupts are reserved for C674x internal use.



Table 7-20. C674x Interrupt Controller Connections⁽¹⁾ (continued)

| INTERRUPT NUMBER | ACRONYM | SOURCE |
|---------------------|-------------|---------------|
| 22 | TCERRINT0 | TPTC0 |
| 23-31 | - | |
| 32 | MACRXTHR0 | EMAC0 |
| 33 | MACRXINT0 | EMAC0 |
| 34 | MACTXINT0 | EMAC0 |
| 35 | MACMISC0 | EMAC0 |
| 36 | MACRXTHR1 | EMAC1 |
| 37 | MACRXINT1 | EMAC1 |
| 38 | MACTXINT1 | EMAC1 |
| 39 | MACMISC1 | EMAC1 |
| 40 | DSSINT | HDVPSS |
| 41 | HDMIINT | HDMI |
| 42-46 | - | |
| 47 | WDTINT | WDTIMER1 |
| 48 | - | |
| 49 | TINT1 | Timer1 |
| 50 | TINT2 | Timer2 |
| 51 | TINT3 | Timer3 |
| 52 | TINT4 | Timer4 |
| 53 | TINT5 | Timer5 |
| 54 | TINT6 | Timer6 |
| 55 | TINT7 | Timer7 |
| 56 | MBINT | Mailbox |
| 57 | - | |
| 58 | I2CINT0 | I2C0 |
| 59 | I2CINT1 | I2C1 |
| 60 | UARTINT0 | UART0 |
| 61 | UARTINT1 | UART1 |
| 62 | UARTINT2 | UART2 |
| 63 | - | |
| 64 | GPIOINT0A | GPIO 0 |
| 65 | GPIOINT0B | GPIO 0 |
| 66 | GPIOINT1A | GPIO 1 |
| 67 | GPIOINT1B | GPIO 1 |
| 68-69 | - | |
| 70 | MCATXINT0 | McASP0 |
| 71 | MCARXINT0 | McASP0 |
| 72 | MCATXINT1 | McASP1 |
| 73 | MCARXINT1 | McASP1 |
| 74 | MCATXINT2 | McASP2 |
| 75 | MCARXINT2 | McASP2 |
| 76 | MCBSPINT | McBSP |
| 77-86 | - | |
| 87-95 | - | |
| 96 | INTERR | C674x (INTC) |
| 97 | EMC_IDMAERR | C674x (EMC) |
| 98 | PBISTINT | C674x (PBIST) |




Table 7-20. C674x Interrupt Controller Connections⁽¹⁾ (continued)

| INTERRUPT NUMBER | ACRONYM | SOURCE |
|---------------------|------------|---------------|
| 99 | Reserved | C674x |
| 100 | EFIINTA | C674x (EFI A) |
| 101 | EFIINTB | C674x (EFI B) |
| 102-112 | Reserved | C674x |
| 113 | PMC_ED | C674x (PMC) |
| 114-115 | Reserved | C674x |
| 116 | UMC_ED1 | C674x (UMC) |
| 117 | UMC_ED2 | C674x (UMC) |
| 118 | PDC_INT | C674x (PDC) |
| 119 | SYS_CMPA | SYS |
| 120 | PMC_CMPA | C674x (PMC) |
| 121 | PMC_DMPA | C674x (PMC) |
| 122 | DMC_CMPA | C674x (DMC) |
| 123 | DMC_DMPA | C674x (DMC) |
| 124 | UMC_CMPA | C674x (UMC) |
| 125 | UMC_DMPA | C674x (UMC) |
| 126 | EMC_CMPA | C674x (EMC) |
| 127 | EMC_BUSERR | C674x (EMC) |



8 Peripheral Information and Timings

8.1 Parameter Information



NOTE: The data sheet provides timing at the device pin. For output timing analysis, the tester pin electronics and its transmission line effects must be taken into account. A transmission line with a delay of 2 ns can be used to produce the desired transmission line effect. The transmission line is intended as a load only. It is not necessary to add or subtract the transmission line delay (2 ns) from the data sheet timings.

Input requirements in this data sheet are tested with an input slew rate of < 4 Volts per nanosecond (4 V/ns) at the device pin.

Figure 8-1. Test Load Circuit for AC Timing Measurements

The load capacitance value stated is only for characterization and measurement of AC timing signals. This load capacitance value does not indicate the maximum load the device is capable of driving.

8.1.1 1.8-V and 3.3-V Signal Transition Levels

All input and output timing parameters are referenced to V_{ref} for both "0" and "1" logic levels. For 3.3-V I/O, $V_{ref} = 1.5$ V. For 1.8-V I/O, $V_{ref} = 0.9$ V.




Figure 8-2. Input and Output Voltage Reference Levels for AC Timing Measurements

All rise and fall transition timing parameters are referenced to V_{IL} MAX and V_{IH} MIN for input clocks, V_{OL} MAX and V_{OH} MIN for output clocks.



Figure 8-3. Rise and Fall Transition Time Voltage Reference Levels

8.1.2 3.3-V Signal Transition Rates

All timings are tested with an input edge rate of 4 volts per nanosecond (4 V/ns).



8.1.3 Timing Parameters and Board Routing Analysis

The timing parameter values specified in this data manual do *not* include delays by board routings. As a good board design practice, such delays must *always* be taken into account. Timing values may be adjusted by increasing/decreasing such delays. TI recommends utilizing the available I/O buffer information specification (IBIS) models to analyze the timing characteristics correctly. To properly use IBIS models to attain accurate timing analysis for a given system, see the *Using IBIS Models for Timing Analysis* application report (literature number SPRA839). If needed, external logic hardware such as buffers may be used to compensate any timing differences.

For the DDR2/3, PCIe, SATA, USB, and HDMI interfaces, IBIS models are not used for timing specification. TI provides, in this document, a PCB routing rule solution for each interface that describes the routing rules used to ensure the interface timings are met. Video DAC guidelines (Section 8.10.2) are also included to discuss important layout considerations.

8.2 Recommended Clock and Control Signal Transition Behavior

All clocks and control signals *must* transition between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.



8.3 DDR2/3 Memory Controller

The device has a dedicated interface to DDR3 and DDR2 SDRAM. It supports JEDEC standard-compliant DDR2 and DDR3 SDRAM devices with the following features:

- 16-bit or 32-bit data path to external SDRAM memory
- Memory device capacity: 64Mb, 128Mb, 256Mb, 512Mb, 1Gb, 2Gb and 4Gb (x16-bit only) devices
- Support for two independent chip selects, with their corresponding register sets, and independent page tracking
- Two interfaces with associated DDR2/3 PHYs
- Dynamic memory manager allows for interleaving of data between the two DDR interfaces.

For details on the DDR2/3 Memory Controller, see the DDR2/3 Memory Controller chapter in the *TMS320C6A816x C6000 DSP+ARM Processors Technical Reference Manual* (literature number SPRUGX9).

8.3.1 DDR2 Routing Specifications

CAUTION

The DDR2 Routing Specifications are preliminary and are being verified by design simulations.

8.3.1.1 Board Designs

TI only supports board designs that follow the specifications outlined in this document. The switching characteristics and the timing diagram for the DDR2 memory controller are shown in Table 8-1 and Figure 8-4.

Table 8-1. Switching Characteristics Over Recommended Operating Conditions for DDR2 Memory Controller

| NO. | PARAMETER -1G | | | UNIT |
|-----|---------------------------------------|-------|----|------|
| NO. | PARAMETER | MIN M | AX | UNII |
| 1 | $t_{c(DDR_CLK)}$ Cycle time, DDR_CLK | 2.5 | 8 | ns |




Figure 8-4. DDR2 Memory Controller Clock Timing

8.3.1.2 DDR2 Interface

This section provides the timing specification for the DDR2 interface as a PCB design and manufacturing specification. The design rules constrain PCB trace length, PCB trace skew, signal integrity, cross-talk, and signal timing. These rules, when followed, result in a reliable DDR2 memory system without the need for a complex timing closure process. For more information regarding the guidelines for using this DDR2 specification, see *Understanding TI's PCB Routing Rule-Based DDR2 Timing Specification* Application Report (SPRAAVO).




8.3.1.2.1 DDR2 Interface Schematic

Figure 8-5 shows the DDR2 interface schematic for a x32 DDR2 memory system. In Figure 8-6 the x16 DDR2 system schematic is identical except that the high-word DDR2 device is deleted.


When not using a DDR2 interface, the proper method of handling the unused pins is to tie off the DQS pins by pulling the non-inverting DQS pin to the DDR_1V8 supply via a 1k-Ω resistor and pulling the inverting DQS pin to ground via a $1k-\Omega$ resistor. This needs to be done for each byte not used. Also, include the 50-Ω pulldown for DDR[x]_VTP. All other DDR interface pins can be left unconnected. Note that the supported modes for use of the DDR EMIF are 32 bits wide, 16 bits wide, or not used.





- **To** Termination is required. See terminator comments.
- A. Vio1.8 is the power supply for the DDR2 memories and the C6A816x DDR2 interface.
- B. One of these capacitors can be eliminated if the divider and its capacitors are placed near a VREF pin.

Figure 8-5. 32-Bit DDR2 High-Level Schematic



- To Termination is required. See terminator comments.
- A. Vio1.8 is the power supply for the DDR2 memories and the C6A816x DDR2 interface.
- B. One of these capacitors can be eliminated if the divider and its capacitors are placed near a VREF pin.

Figure 8-6. 16-Bit DDR2 High-Level Schematic



8.3.1.2.2 Compatible JEDEC DDR2 Devices

Table 8-2 shows the parameters of the JEDEC DDR2 devices that are compatible with this interface. Generally, the DDR2 interface is compatible with x16 DDR2-800 speed grade DDR2 devices.

Table 8-2. Compatible JEDEC DDR2 Devices

| NO. | PARAMETER | MIN | MAX | UNIT |
|-----|--|----------|-----|---------|
| 1 | JEDEC DDR2 device speed grade ⁽¹⁾ | DDR2-800 | | |
| 2 | JEDEC DDR2 device bit width | x16 | x16 | Bits |
| 3 | JEDEC DDR2 device count (2) | 1 | 2 | Devices |
| 4 | JEDEC DDR2 device ball count ⁽³⁾ | 84 | 92 | Balls |

- (1) Higher DDR2 speed grades are supported due to inherent JEDEC DDR2 backwards compatibility.
- (2) One DDR2 device is used for a 16-bit DDR2 memory system. Two DDR2 devices are used for a 32-bit DDR2 memory system.
- (3) The 92-ball devices are retained for legacy support. New designs will migrate to 84-ball DDR2 devices. Electrically, the 92- and 84-ball DDR2 devices are the same.

8.3.1.2.3 PCB Stackup

The minimum stackup required for routing the C6A816x device is a six-layer stackup as shown in Table 8-3. Additional layers may be added to the PCB stackup to accommodate other circuitry or to reduce the size of the PCB footprint.

Table 8-3. Minimum PCB Stackup

| LAYER | TYPE | DESCRIPTION | |
|-------|--------------------------------------|--------------------------------|--|
| 1 | Signal Top routing mostly horizontal | | |
| 2 | Plane | Plane Ground | |
| 3 | Plane | Power | |
| 4 | Signal | Internal routing | |
| 5 | Plane | Ground | |
| 6 | Signal | Bottom routing mostly vertical | |



Complete stackup specifications are provided in Table 8-4.

Table 8-4. PCB Stackup Specifications

| NO. | PARAMETER | MIN | TYP | MAX | UNIT |
|-----|--|-----|-----|-----|------|
| 1 | PCB routing/plane layers | 6 | | | |
| 2 | Signal routing layers | 3 | | | |
| 3 | Full ground layers under DDR2 routing region | 2 | | | |
| 4 | Number of ground plane cuts allowed within DDR routing region | | | 0 | |
| 5 | Number of ground reference planes required for each DDR2 routing layer | 1 | | | |
| 6 | Number of layers between DDR2 routing layer and reference ground plane | | | 0 | |
| 7 | PCB routing feature size | | 4 | | Mils |
| 8 | PCB trace width, w | | 4 | | Mils |
| 9 | PCB BGA escape via pad size ⁽¹⁾ | | 18 | 20 | Mils |
| 10 | PCB BGA escape via hole size ⁽¹⁾ | | 10 | | Mils |
| 11 | Processor BGA pad size | | 0.3 | | mm |
| 12 | DDR2 device BGA pad size ⁽²⁾ | | | | |
| 13 | Single-ended impedance, Zo | 50 | | 75 | Ω |
| 14 | Impedance control ⁽³⁾ | Z-5 | Z | Z+5 | Ω |

⁽¹⁾ A 20/10 via may be used if enough power routing resources are available. An 18/10 via allows for more flexible power routing to the processor.

(2) For the DDR2 device BGA pad size, see the DDR2 device manufacturer documentation.

(3) Z is the nominal singled-ended impedance selected for the PCB specified by item 13.



8.3.1.2.4 Placement

Figure 8-7 shows the required placement for the processor as well as the DDR2 devices. The dimensions for this figure are defined in Table 8-5. The placement does not restrict the side of the PCB on which the devices are mounted. The ultimate purpose of the placement is to limit the maximum trace lengths and allow for proper routing space. For a 16-bit DDR memory system, the high-word DDR2 device is omitted from the placement.




Figure 8-7. C6A816x Device and DDR2 Device Placement

Table 8-5. Placement Specifications

| NO. | PARAMETER | MIN MAX | UNIT |
|-----|---|---------|------|
| 1 | $X + Y^{(1)(2)}$ | 1660 | Mils |
| 2 | χ'(1)(2) | 1280 | Mils |
| 3 | X' Offset ^{(1)(2) (3)} | 650 | Mils |
| 4 | DDR2 keepout region ⁽⁴⁾ | | |
| 5 | Clearance from non-DDR2 signal to DDR2 keepout region (5) | 4 | w |

- (1) For dimension definitions, see Figure 8-5.
- (2) Measurements from center of processor to center of DDR2 device.
- (3) For 16-bit memory systems, it is recommended that X offset be as small as possible.
- (4) DDR2 keepout region to encompass entire DDR2 routing area.
- (5) Non-DDR2 signals allowed within DDR2 keepout region provided they are separated from DDR2 routing layers by a ground plane.



8.3.1.2.5 DDR2 Keepout Region

The region of the PCB used for the DDR2 circuitry must be isolated from other signals. The DDR2 keepout region is defined for this purpose and is shown in Figure 8-8. The size of this region varies with the placement and DDR routing. Additional clearances required for the keepout region are shown in Table 8-5.




Figure 8-8. DDR2 Keepout Region

NOTE

The region shown in should encompass all the DDR2 circuitry and varies depending on placement. Non-DDR2 signals should not be routed on the DDR signal layers within the DDR2 keepout region. Non-DDR2 signals may be routed in the region, provided t hey are routed on layers separated from DDR2 signal layers by a ground layer. No breaks should be allowed in the reference ground layers in this region. In addition, the 1.8V power plane should cover the entire keepout region. Routes for the two DDR interfaces must be separated by at least 4x; the more separation, the better.

8.3.1.2.6 Bulk Bypass Capacitors

Bulk bypass capacitors are required for moderate speed bypassing of the DDR2 and other circuitry. Table 8-6 contains the minimum numbers and capacitance required for the bulk bypass capacitors. Note that this table only covers the bypass needs of the DDR2 interfaces and DDR2 device. Additional bulk bypass capacitance may be needed for other circuitry.

Table 8-6. Bulk Bypass Capacitors

| No. | Parameter | Min | Max | Unit |
|-----|---|-----|-----|---------|
| 1 | DVDD18 bulk bypass capacitor count ⁽¹⁾ | 6 | | Devices |
| 2 | DVDD18 bulk bypass total capacitance | 60 | | μF |
| 3 | DDR#1 bulk bypass capacitor count ⁽¹⁾ | 1 | | Devices |
| 4 | DDR#1 bulk bypass total capacitance ⁽¹⁾ | 10 | | μF |
| 5 | DDR#2 bulk bypass capacitor count ⁽²⁾ | 1 | | Devices |
| 6 | DDR#2 bulk bypass total capacitance ⁽¹⁾⁽²⁾ | 10 | | μF |

⁽¹⁾ These devices should be placed near the device they are bypassing, but preference should be given to the placement of the high-speed (HS) bypass capacitors. Use half of these capacitors for DDR[0] and half for DDR[1].

⁽²⁾ Only used on 32-bit wide DDR2 memory systems.



8.3.1.2.7 High-Speed Bypass Capacitors

High-speed (HS) bypass capacitors are critical for proper DDR2 interface operation. It is particularly important to minimize the parasitic series inductance of the HS bypass capacitors, processor/DDR power, and processor/DDR ground connections. Table 8-7 contains the specification for the HS bypass capacitors as well as for the power connections on the PCB.

Table 8-7. High-Speed Bypass Capacitors

| NO. | PARAMETER | MIN | MAX | UNIT |
|-----|---|-----|------|---------|
| 1 | HS bypass capacitor package size ⁽¹⁾ | | 0402 | 10 Mils |
| 2 | Distance from HS bypass capacitor to device being bypassed | | 250 | Mils |
| 3 | Number of connection vias for each HS bypass capacitor (2) | 2 | | Vias |
| 4 | Trace length from bypass capacitor contact to connection via | 1 | 30 | Mils |
| 5 | Number of connection vias for each processor power/ground ball | 1 | | Vias |
| 6 | Trace length from processor power/ground ball to connection via | | 35 | Mils |
| 7 | Number of connection vias for each DDR2 device power/ground ball | 1 | | Vias |
| 8 | Trace length from DDR2 device power/ground ball to connection via | | 35 | Mils |
| 9 | DVDD18 HS bypass capacitor count (3)(4) | 40 | | Devices |
| 10 | DVDD18 HS bypass capacitor total capacitance (5) | 2.4 | | μF |
| 11 | DDR device HS bypass capacitor count ⁽⁶⁾⁽⁷⁾ | 8 | | Devices |
| 12 | DDR device HS bypass capacitor total capacitance ⁽⁷⁾ | 0.4 | | μF |

- (1) LxW, 10-mil units; for example, a 0402 is a 40x20-mil surface-mount capacitor.
- (2) An additional HS bypass capacitor can share the connection vias only if it is mounted on the opposite side of the board.
- (3) These devices should be placed as close as possible to the device being bypassed.
- 4) Use half of these capacitors for DDR[0] and half for DDR[1].
- (5) Use half of these capacitors for DDR[0] and half for DDR[1].
- (6) These devices should be placed as close as possible to the device being bypassed.
- 7) Per DDR device.

8.3.1.2.8 Net Classes

Table 8-8 lists the clock net classes for the DDR2 interface. Table 8-9 lists the signal net classes, and associated clock net classes, for the signals in the DDR2 interface. These net classes are used for the termination and routing rules that follow.

Table 8-8. Clock Net Class Definitions

| CLOCK NET CLASS | PROCESSOR PIN NAMES |
|---------------------|-----------------------------|
| CK | DDR[x]_CLK[x]/DDR[x]_CLK[x] |
| DQS0 | DDR[x]_DQS[0]/DDR[x]_DQS[0] |
| DQS1 | DDR[x]_DQS[1]/DDR[x]_DQS[1] |
| DQS2 ⁽¹⁾ | DDR[x]_DQS[2]/DDR[x]_DQS[2] |
| DQS3 ⁽¹⁾ | DDR[x]_DQS[3]/DDR[x]_DQS[3] |

(1) Only used on 32-bit wide DDR2 memory systems.



| Table | 8-9. | Signal | Net | Class | Definitions |
|--------------|------|--------|-----|-------|--------------------|
|--------------|------|--------|-----|-------|--------------------|

| SIGNAL NET CLASS | ASSOCIATED CLOCK NET CLASS | PROCESSOR PIN NAMES |
|--------------------|-------------------------------|---|
| ADDR_CTRL | СК | $\frac{DDR[x]_BA[2:0]}{DDR[x]_A[14:0]}, \frac{DDR[x]_CS[x]}{DDR[x]_CAS}, \frac{DDR[x]_RAS}{DDR[x]_CKE}, \frac{DDR[x]_CS[x]}{DDR[x]}$ |
| DQ0 | DQS0 | DDR[x]_D[7:0], DDR[x]_DQM[0] |
| DQ1 | DQS1 | DDR[x]_D[15:8], DDR[x]_DQM[1] |
| DQ2 ⁽¹⁾ | DQS2 | DDR[x]_D[23:16], DDR[x]_DQM[2] |
| DQ3 ⁽¹⁾ | DQS3 | DDR[x]_D[31:24], DDR[x]_DQM[3] |

⁽¹⁾ Only used on 32-bit wide DDR2 memory systems.

8.3.1.2.9 DDR2 Signal Termination

Signal terminators are required in CK and ADDR_CTRL net classes. Serial terminators may be used on data lines to reduce EMI risk; however, serial terminations are the only type permitted. ODT's are integrated on the data byte net classes. They should be enabled to ensure signal integrity. Table 8-10 shows the specifications for the series terminators.

Table 8-10. DDR2 Signal Terminations

| NO. | PARAMETER | MIN | TYP | MAX | UNIT |
|-----|---|-----|-----|-----|------|
| 1 | CK net class ⁽¹⁾⁽²⁾ | 0 | | 10 | Ω |
| 2 | ADDR_CTRL net class ⁽¹⁾⁽³⁾⁽⁴⁾⁽²⁾ | 0 | 22 | Zo | Ω |
| 3 | Data byte net classes (DQS0-DQS3, DQ0-DQ3) ⁽⁵⁾ | 0 | | 0 | Ω |

- (1) Only series termination is permitted, parallel or SST specifically disallowed on board.
- (2) Only required for EMI reduction.
- (3) Terminator values larger than typical only recommended to address EMI issues.
- (4) Termination value should be uniform across net class.
- (5) No external terminations allowed for data byte net classes. ODT is to be used.

8.3.1.2.10 VREFSSTL_DDR Routing

VREFSSTL_DDR is used as a reference by the input buffers of the DDR2 memories as well as the processor. VREF is intended to be half the DDR2 power supply voltage and should be created using a resistive divider as shown in Figure 8-6. Other methods of creating VREF are not recommended. Figure 8-9 shows the layout guidelines for VREF.




Figure 8-9. VREF Routing and Topology



8.3.1.3 DDR2 CK and ADDR_CTRL Routing

Figure 8-10 shows the topology of the routing for the CK and ADDR_CTRL net classes. The route is a balanced T as it is intended that the length of segments B and C be equal. In addition, the length of A (A'+A") should be maximized.




Figure 8-10. CK and ADDR_CTRL Routing and Topology

Table 8-11. CK and ADDR_CTRL Routing Specification (1)

| NO. | PARAMETER | MIN | TYP | MAX | UNIT |
|-----|---|----------|-------|----------|------|
| 1 | Center-to-center CK-CK spacing | | | 2w | |
| 2 | CK/CK skew ⁽¹⁾ | | | 25 | Mils |
| 3 | CK B-to-C skew length mismatch | | | 25 | Mils |
| 4 | Center-to-center CK to other DDR2 trace spacing ⁽²⁾ | 4w | | | |
| 5 | CK/ADDR_CTRL nominal trace length (3) | CACLM-50 | CACLM | CACLM+50 | Mils |
| 6 | ADDR_CTRL-to-CK skew length mismatch | | | 100 | Mils |
| 7 | ADDR_CTRL-to-ADDR_CTRL skew length mismatch | | | 100 | Mils |
| 8 | Center-to-center ADDR_CTRL to other DDR2 trace spacing ⁽²⁾ | 4w | | | |
| 9 | Center-to-center ADDR_CTRL to other ADDR_CTRL trace spacing (2) | 3w | | | |
| 10 | ADDR_CTRL B-to-C skew length mismatch | | | 100 | Mils |

- (1) The length of segment A=A'+A" as shown in Figure 8-10.
- (2) Center-to-center spacing is allowed to fall to minimum (w) for up to 500 mils of routed length to accommodate BGA escape and routing congestion.
- (3) CACLM is the longest Manhattan distance of the CK and ADDR_CTRL net classes.

Figure 8-11 shows the topology and routing for the DQS and DQ net classes; the routes are point to point. Skew matching across bytes is not needed nor recommended.




Figure 8-11. DQS and DQ Routing and Toplogy



Table 8-12. DQS and DQ Routing Specification

| NO. | PARAMETER | MIN | TYP | MAX | UNIT |
|-----|--|---------|------|---------|------|
| 1 | Center-to-center DQS-DQSn spacing in E0 E1 E2 E3 | | | 2w | |
| 2 | DQS-DQSn skew in E0 E1 E2 E3 | | | 25 | Mils |
| 3 | Center-to-center DQS to other DDR2 trace spacing ⁽¹⁾ | 4w | | | |
| 4 | DQS/DQ nominal trace length (2)(3)(4) | DQLM-50 | DQLM | DQLM+50 | Mils |
| 5 | DQ-to-DQS skew length mismatch ⁽²⁾⁽³⁾⁽⁴⁾ | | | 100 | Mils |
| 6 | DQ-to-DQ skew length mismatch ⁽²⁾⁽³⁾⁽⁴⁾ | | | 100 | Mils |
| 7 | DQ-to-DQ/DQS via count mismatch ⁽²⁾⁽³⁾⁽⁴⁾ | | | 1 | Vias |
| 8 | Center-to-center DQ to other DDR2 trace spacing (1)(5) | 4w | | | |
| 9 | Center-to-center DQ to other DQ trace spacing ⁽¹⁾⁽⁶⁾⁽⁷⁾ | 3w | | | |
| 10 | DQ/DQS E skew length mismatch (2)(3)(4) | | | 100 | Mils |

- (1) Center-to-center spacing is allowed to fall to minimum (w) for up to 500 mils of routed length to accommodate BGA escape and routing congestion.
- (2) A 16-bit DDR memory system has two sets of data net classes; one for data byte 0, and one for data byte 1, each with an associated DQS (2 DQSs) per DDR EMIF used.
- (3) A 32-bit DDR memory system has four sets of data net classes; one each for data bytes 0 through 3, and each associated with a DQS (4 DQSs) per DDR EMIF used.
- (4) There is no need, and it is not recommended, to skew match across data bytes; that is, from DQS0 and data byte 0 to DQS1 and data byte 1.
- (5) DQs from other DQS domains are considered other DDR2 trace.
- (6) DQs from other data bytes are considered other DDR2 trace.
- (7) DQLM is the longest Manhattan distance of each of the DQS and DQ net classes.

8.3.2 DDR3 Routing Specifications

CAUTION

The DDR3 Routing Specifications are preliminary and are being verified by design simulations.

8.3.2.1 Board Designs

TI only supports board designs utilizing DDR3 memory that follow the specifications in this document. The switching characteristics and timing diagram for the DDR3 memory controller are shown in Table 8-13 and Figure 8-12.

Table 8-13. Switching Characteristics Over Recommended Operating Conditions for DDR3 Memory Controller

| NO | DADAMETED | -1G | LINUT |
|-----|---|-------------------------|-------|
| NO. | PARAMETER | MIN MAX | UNIT |
| 1 | t _{c(DDR CLK)} Cycle time, DDR_CLK | 1.25 3.3 ⁽¹⁾ | ns |

(1) This is the absolute maximum the clock period can be. Actual maximum clock period may be limited by DDR3 speed grade and operating frequency (see the DDR3 memory device data sheet).




Figure 8-12. DDR3 Memory Controller Clock Timing



8.3.2.1.1 DDR3 versus DDR2

This specification only covers TMS320C6A816x processor PCB designs that utilize DDR3 memory. Designs using DDR2 memory should use the PCB design specifications for DDR2 memory in Section 8.3.1. While similar, the two memory systems have different requirements. It is currently not possible to design one PCB that covers both DDR2 and DDR3.

8.3.2.2 DDR3 Device Combinations

Since there are several possible combinations of device counts and single- or dual-side mounting, Table 8-14 summarizes the supported device configurations.

Table 8-14. Supported DDR3 Device Combinations⁽¹⁾

| NUMBER OF DDR3 DEVICES | DDR3 DEVICE WIDTH (BITS) | MIRRORED? | DDR3 EMIF WIDTH (BITS) |
|------------------------|--------------------------|------------------|------------------------|
| 1 | 16 | N | 16 |
| 2 | 8 | Υ ⁽²⁾ | 16 |
| 2 | 16 | N | 32 |
| 2 | 16 | Y ⁽²⁾ | 32 |
| 4 | 8 | N | 32 |
| 4 | 8 | Υ ⁽³⁾ | 32 |

This table is per EMIF.

8.3.2.2.1 DDR3 EMIFs

The processor contains two separate DDR3 EMIFs. This specification covers one of these EMIFs (DDR[0]) and, thus, needs to be implemented twice, once for each EMIF. The PCB layout generally turns out to be a semi-mirror with DDR[1] being a flipped version of DDR[0]; the only exception being the DDR3 devices themselves are not flipped unless mounted on opposite sides of the PCB. Requirements are identical between the two EMIFs.

8.3.2.3 DDR3 Interface Schematic

8.3.2.3.1 32-Bit DDR3 Interface

The DDR3 interface schematic varies, depending upon the width of the DDR3 devices used and the width of the bus used (16 or 32 bits). General connectivity is straightforward and very similar. 16-bit DDR devices look like two 8-bit devices. Figure 8-13 and Figure 8-14 show the schematic connections for 32-bit interfaces using x16 devices.

8.3.2.3.2 16-Bit DDR3 Interface

Note that the 16-bit wide interface schematic is practically identical to the 32-bit interface (see Figure 8-13 and Figure 8-14); only the high-word DDR memories are removed and the unused DQS inputs are tied off. The processor DDR[x]_DQS[2] and DDR[x]_DQS[3] pins should be pulled to the DDR supply via 1-k Ω resistors. Similarly, the DDR[x]_DQS[2] and DDR[x]_DQS[3] pins should be pulled to ground via 1-k Ω resistors.

When not using a DDR interface, the proper method of handling the unused pins is to tie off the DQS pins by pulling the non-inverting DQS pin to the DDR_1V5 supply via a $1k-\Omega$ resistor and pulling the inverting DQSn pin to ground via a $1k-\Omega$ resistor. This needs to be done for each byte not used. Also, include the $50-\Omega$ pulldown for DDR[x]_VTP. All other DDR interface pins can be left unconnected. Note that the supported modes for use of the DDR EMIF are 32 bits wide, 16 bits wide, or not used.

⁽²⁾ Two DDR3 devices are mirrored when one device is placed on the top of the board and the second device is placed on the bottom of the board.

⁽³⁾ This is two mirrored pairs of DDR3 devices.







Figure 8-13. 32-Bit, One-Bank DDR3 Interface Schematic Using Two 16-Bit DDR3 Devices





ZQ

—///>
Value determined according to the DDR memory device data sheet.

Figure 8-14. 32-Bit, One-Bank DDR3 Interface Schematic Using Four 8-Bit DDR3 Devices



8.3.2.4 Compatible JEDEC DDR3 Devices

Table 8-15 shows the parameters of the JEDEC DDR3 devices that are compatible with this interface. Generally, the DDR3 interface is compatible with DDR3-1600 devices in the x8 or x16 widths.

Table 8-15. Compatible JEDEC DDR3 Devices

| NO. | PARAMETER | | MAX | UNIT |
|-----|--|----------|-----------|---------|
| 1 | JEDEC DDR3 device speed grade ⁽¹⁾ | DDR3-800 | DDR3-1600 | |
| 2 | JEDEC DDR3 device bit width | x8 | x16 | Bits |
| 3 | JEDEC DDR3 device count ⁽²⁾ | 2 | 8 | Devices |

¹⁾ DDR3 speed grade depends on desired clock rate. Data rate is 2x the clock rate. For DDR3-1600, the clock rate is 800 MHz.

8.3.2.5 PCB Stackup

The minimum stackup for routing the DDR3 interface is a four-layer stack up as shown in Table 8-16. Additional layers may be added to the PCB stackup to accommodate other circuitry, enhance SI/EMI performance, or to reduce the size of the PCB footprint. A six-layer stackup is shown in Table 8-17. Complete stackup specifications are provided in Table 8-18.

Table 8-16. Minimum PCB Stackup

| LAYER | TYPE | DESCRIPTION | |
|-------|--------|----------------------------------|--|
| 1 | Signal | Top routing mostly vertical | |
| 2 | Plane | Split power plane | |
| 3 | Plane | Full ground plane | |
| 4 | Signal | Bottom routing mostly horizontal | |

Table 8-17. Six-Layer PCB Stackup Suggestion

| LAYER | TYPE | DESCRIPTION |
|-------|--------|---------------------------------------|
| 1 | Signal | Top routing mostly vertical |
| 2 | Plane | Ground |
| 3 | Plane | Split power plane |
| 4 | Plane | Split power plane or Internal routing |
| 5 | Plane | Ground |
| 6 | Signal | Bottom routing mostly horizontal |

²⁾ For valid DDR3 device configurations and device counts, see Section 8.3.2.3, Figure 8-13, and Figure 8-14.



Table 8-18. PCB Stackup Specifications

| NO. | PARAMETER | MIN | TYP | MAX | UNIT |
|-----|--|-----|-----|-----|------|
| 1 | PCB routing/plane layers | 4 | 6 | | |
| 2 | Signal routing layers | 2 | | | |
| 3 | Full ground reference layers under DDR3 routing region ⁽¹⁾ | 1 | | | |
| 4 | Full 1.5-V power reference layers under the DDR3 routing region ⁽¹⁾ | 1 | | | |
| 5 | Number of reference plane cuts allowed within DDR routing region (2) | | | 0 | |
| 6 | Number of layers between DDR3 routing layer and reference plane (3) | | | 0 | |
| 7 | PCB routing feature size | | 4 | | Mils |
| 8 | PCB trace width, w | | 4 | | Mils |
| 9 | PCB BGA escape via pad size (4) | | 18 | 20 | Mils |
| 10 | PCB BGA escape via hole size | | 10 | | Mils |
| 11 | Processor BGA pad size | | 0.3 | | mm |
| 12 | DDR3 device BGA pad size ⁽⁵⁾ | | | | |
| 13 | Single-ended impedance, Zo | 50 | | 75 | Ω |
| 14 | Impedance control (6) | Z-5 | Z | Z+5 | Ω |

- (1) Ground reference layers are preferred over power reference layers. Be sure to include bypass caps to accommodate reference layer return current as the trace routes switch routing layers.
- (2) No traces should cross reference plane cuts within the DDR routing region. High-speed signal traces crossing reference plane cuts create large return current paths which can lead to excessive crosstalk and EMI radiation.
- (3) Reference planes are to be directly adjacent to the signal plane to minimize the size of the return current loop.
- (4) An 18-mil pad assumes Via Channel is the most economical BGA escape. A 20-mil pad may be used if additional layers are available for power routing. An 18-mil pad is required for minimum layer count escape.
- (5) For the DDR3 device BGA pad size, see the DDR3 device manufacturer documentation.
- (6) Z is the nominal singled-ended impedance selected for the PCB specified by item 13.

8.3.2.6 Placement

Figure 8-15 shows the required placement for the processor as well as the DDR3 devices. The dimensions for this figure are defined in Table 8-19. The placement does not restrict the side of the PCB on which the devices are mounted. The ultimate purpose of the placement is to limit the maximum trace lengths and allow for proper routing space. For a 16-bit DDR memory system, the high-word DDR3 device(s) are omitted from the placement.




Figure 8-15. Placement Specifications



Table 8-19. Placement Specifications

| NO. | PARAMETER | MIN MAX | UNIT |
|-----|---|---------|------|
| 1 | X1 ⁽¹⁾⁽²⁾⁽³⁾ | 1000 | Mils |
| 2 | X2 ⁽¹⁾⁽²⁾ | 600 | Mils |
| 3 | Y Offset ⁽¹⁾⁽²⁾⁽³⁾ | 1500 | Mils |
| 4 | DDR3 keepout region | | |
| 5 | Clearance from non-DDR3 signal to DDR3 keepout region (4)(5)(6) | 4 | w |

- (1) For dimension definitions, see Figure 8-15.
- (2) Measurements from center of processor to center of DDR3 device.
- 3) Minimizing X1 and Y improves timing margins.
- (4) w is defined as the signal trace width.
- (5) Non-DDR3 signals allowed within DDR3 keepout region provided they are separated from DDR3 routing layers by a ground plane.
- (6) Note that DDR3 signals from one DDR3 controller are considered *non-DDR3* to the other controller. In other words, keep the two DDR3 interfaces separated by this specification.

8.3.2.7 DDR3 Keepout Region

The region of the PCB used for DDR3 circutry must be isolated from other signals. The DDR3 keepout region is defined for this purpose and is shown in Figure 8-16. The size of this region varies with the placement and DDR routing. Additional clearances required for the keepout region are shown in Table 8-19. Non-DDR3 signals should not be routed on the DDR signal layers within the DDR3 keepout region. Non-DDR3 signals may be routed in the region, provided they are routed on layers separated from the DDR signal layers by a ground layer. No breaks should be allowed in the reference ground layers in this region. In addition, the 1.5-V DDR3 power plane should cover the entire keepout region. Also note that the two DDR3 controller's signals should be separated from each other by the specification in Table 8-19, item 5.




Figure 8-16. DDR3 Keepout Region

8.3.2.8 Bulk Bypass Capacitors

Bulk bypass capacitors are required for moderate speed bypassing of the DDR3 and other circuitry. Table 8-20 contains the minimum numbers and capacitance required for the bulk bypass capacitors. Note that this table only covers the bypass needs of the DDR3 controllers and DDR3 device(s). Additional bulk bypass capacitance may be needed for other circuitry. Also note that Table 8-20 is *per DDR3 controller*, thus, systems using both controllers have to meet the needs of Table 8-20 twice, once for each controller.



Table 8-20. Bulk Bypass Capacitors

| NO. | PARAMETER | | MAX | UNIT |
|-----|--|-----|-----|---------|
| 1 | 1 DDR_1V5 bulk bypass capacitor count ⁽¹⁾ | | | Devices |
| 2 | DDR_1V5 bulk bypass total capacitance | 140 | | μF |

⁽¹⁾ These devices should be placed near the devices they are bypassing, but preference should be given to the placement of the high-speed (HS) bypass capacitors and DDR3 signal routing.

8.3.2.9 High-Speed Bypass Capacitors

High-speed (HS) bypass capacitors are critical for proper DDR3 interface operation. It is particularly important to minimize the parasitic series inductance of the HS bypass capacitors, processor/DDR power, and processor/DDR ground connections. Table 8-21 contains the specification for the HS bypass capacitors as well as for the power connections on the PCB. Generally speaking, it is good to:

- 1. Fit as many HS bypass capacitors as possible.
- 2. Minimize the distance from the bypass cap to the pins/balls being bypassed.
- 3. Use the smallest physical sized capacitors possible with the highest capacitance readily available.
- 4. Connect the bypass capacitor pads to their vias using the widest traces possible and using the largest hole size via possible.
- 5. Minimize via sharing. Note the limites on via sharing shown in Table 8-21.

Table 8-21. High-Speed Bypass Capacitors

| NO. | PARAMETER | MIN | TYP | MAX | UNIT |
|-----|--|------|-----|-----|---------|
| 1 | HS bypass capacitor package size ⁽¹⁾ | | 201 | 402 | 10 Mils |
| 2 | Distance, HS bypass capacitor to processor being bypassed (2)(3)(4) | | | 400 | Mils |
| 3 | Processor DDR_1V5 HS bypass capacitor count | 70 | | | Devices |
| 4 | Processor DDR_1V5 HS bypass capacitor total capacitance | 5 | | | μF |
| 5 | Number of connection vias for each device power/ground ball (5) | | | | Vias |
| 6 | Trace length from device power/ground ball to connection via (2) | | 35 | 70 | Mils |
| 7 | Distance, HS bypass capacitor to DDR device being bypassed (6) | | | 150 | Mils |
| 8 | DDR3 device HS bypass capacitor count ⁽⁷⁾ | 12 | | | Devices |
| 9 | DDR3 device HS bypass capacitor total capacitance (7) | 0.85 | | | μF |
| 10 | Number of connection vias for each HS capacitor ⁽⁸⁾⁽⁹⁾ | 2 | | | Vias |
| 11 | Trace length from bypass capacitor connect to connection via (2)(9) | | 35 | 100 | Mils |
| 12 | Number of connection vias for each DDR3 device power/ground ball (10) | 1 | | | Vias |
| 13 | Trace length from DDR3 device power/ground ball to connection via (2)(8) | | 35 | 60 | Mils |

- (1) LxW, 10-mil units, for example, a 0402 is a 40x20-mil surface-mount capacitor.
- (2) Closer/shorter is better.
- (3) Measured from the nearest processor power/ground ball to the center of the capacitor package.
- (4) Three of these capacitors should be located underneath the processor, between the cluster of DDR_1V5 balls and ground balls, between the DDR interfaces on the package.
- (5) See the Via Channel™ escape for the processor package.
- (6) Measured from the DDR3 device power/ground ball to the center of the capacitor package.
- (7) Per DDR3 device.
- (8) An additional HS bypass capacitor can share the connection vias only if it is mounted on the opposite side of the board. No sharing of vias is permitted on the same side of the board.
- (9) An HS bypass capacitor may share a via with a DDR device mounted on the same side of the PCB. A wide trace should be used for the connection and the length from the capacitor pad to the DDR device pad should be less than 150 mils.
- (10) Up to a total of two pairs of DDR power/ground balls may share a via.

8.3.2.9.1 Return Current Bypass Capacitors

Use additional bypass capacitors if the return current reference plane changes due to DDR3 signals hopping from one signal layer to another. The bypass capacitor here provides a path for the return current to hop planes along with the signal. As many of these return current bypass capacitors should be used as possible. Since these are returns for signal current, the signal via size may be used for these capacitors.



8.3.2.10 Net Classes

Table 8-22 lists the clock net classes for the DDR3 interface. Table 8-23 lists the signal net classes, and associated clock net classes, for signals in the DDR3 interface. These net classes are used for the termination and routing rules that follow.

Table 8-22. Clock Net Class Definitions

| CLOCK NET CLASS | PROCESSOR PIN NAMES |
|---------------------|--|
| CK | $DDR[x]_CLK[x]/\overline{DDR[x]_CLK[x]}$ |
| DQS0 | DDR[x]_DQS[0]/DDR[x]_DQS[0] |
| DQS1 | DDR[x]_DQS[1]/DDR[x]_DQS[1] |
| DQS2 ⁽¹⁾ | DDR[x]_DQS[2]/DDR[x]_DQS[2] |
| DQS3 ⁽¹⁾ | DDR[x]_DQS[3]/DDR[x]_DQS[3] |

⁽¹⁾ Only used on 32-bit wide DDR3 memory systems.

Table 8-23. Signal Net Class Definitions

| SIGNAL NET CLASS | ASSOCIATED CLOCK NET CLASS | PROCESSOR PIN NAMES |
|--------------------|-------------------------------|---|
| ADDR_CTRL | СК | $\frac{DDR[x]_BA[2:0]}{DDR[x]_CKE}, \frac{DDR[x]_CS[x]}{DDR[x]_CMS}, \frac{DDR[x]_CAS}{DDR[x]_CKE}, \frac{DDR[x]_CAS}{DDR[x]}$ |
| DQ0 | DQS0 | DDR[x]_D[7:0], DDR[x]_DQM[0] |
| DQ1 | DQS1 | DDR[x]_D[15:8], DDR[x]_DQM[1] |
| DQ2 ⁽¹⁾ | DQS2 | DDR[x]_D[23:16], DDR[x]_DQM[2] |
| DQ3 ⁽¹⁾ | DQS3 | DDR[x]_D[31:24], DDR[x]_DQM[3] |

⁽¹⁾ Only used on 32-bit wide DDR3 memory systems.

8.3.2.11 DDR3 Signal Termination

Signal terminators are required for the CK and ADDR_CTRL net classes. The data lines are terminated by ODT and, thus, the PCB traces should be unterminated. Detailed termination specifications are covered in the routing rules in the following sections.

8.3.2.12 VREFSSTL_DDR Routing

VREFSSTL_DDR (VREF) is used as a reference by the input buffers of the DDR3 memories as well as the processor. VREF is intended to be half the DDR3 power supply voltage and is typically generated with the DDR3 1.5-V and VTT power supply. It should be routed as a nominal 20-mil wide trace with 0.1 μ F bypass capacitors near each device connection. Narrowing of VREF is allowed to accommodate routing congestion.

8.3.2.13 VTT

Like VREF, the nominal value of the VTT supply is half the DDR3 supply voltage. Unlike VREF, VTT is expected to source and sink current, specifically the termination current for the ADDR_CTRL net class Thevinen terminators. VTT is needed at the end of the address bus and it should be routed as a power sub-plane. VTT should be bypassed near the terminator resistors.

8.3.2.14 CK and ADDR_CTRL Topologies and Routing Definition

The CK and ADDR_CTRL net classes are routed similarly and are length matched to minimize skew between them. CK is a bit more complicated because it runs at a higher transition rate and is differiential. The following subsections show the topology and routing for various DDR3 configurations for CK and ADDR_CTRL. The figures in the following subsections define the terms for the routing specification detailed in Table 8-24.



8.3.2.14.1 Four DDR3 Devices

Four DDR3 devices are supported on the DDR EMIF consisting of four x8 DDR3 devices arranged as one bank (CS). These four devices may be mounted on a single side of the PCB, or may be mirrored in two pairs to save board space at a cost of increased routing complexity and parts on the backside of the PCB.

8.3.2.14.1.1 CK and ADDR_CTRL Topologies, Four DDR3 Devices

Figure 8-17 shows the topology of the CK net classes and Figure 8-18 shows the topology for the corresponding ADDR_CTRL net classes.




Figure 8-17. CK Topology for Four x8 DDR3 Devices

DDR Address/Control Input Buffers

Processor Address/Control Output Buffer

Figure 8-18. ADDR_CTRL Topology for Four x8 DDR3 Devices

8.3.2.14.1.2 CK and ADDR CTRL Routing, Four DDR3 Devices

Figure 8-19 shows the CK routing for four DDR3 devices placed on the same side of the PCB. Figure 8-20 shows the corresponding ADDR_CTRL routing.




Figure 8-19. CK Routing for Four Single-Side DDR3 Devices




Figure 8-20. ADDR_CTRL Routing for Four Single-Side DDR3 Devices

To save PCB space, the four DDR3 memories may be mounted as two mirrored pairs at a cost of increased routing and assembly complexity. Figure 8-21 and Figure 8-22 show the routing for CK and ADDR_CTRL, respectively, for four DDR3 devices mirrored in a two-pair configuration.






Figure 8-21. CK Routing for Four Mirrored DDR3 Devices




Figure 8-22. ADDR_CTRL Routing for Four Mirrored DDR3 Devices

8.3.2.14.2 Two DDR3 Devices

Two DDR3 devices are supported on the DDR EMIF consisting of two x8 DDR3 devices arranged as one bank (CS), 16 bits wide, or two x16 DDR3 devices arranged as one bank (CS), 32 bits wide. These two devices may be mounted on a single side of the PCB, or may be mirrored in a pair to save board space at a cost of increased routing complexity and parts on the backside of the PCB.

8.3.2.14.2.1 CK and ADDR_CTRL Topologies, Two DDR3 Devices

Figure 8-23 shows the topology of the CK net classes and Figure 8-24 shows the topology for the corresponding ADDR_CTRL net classes.






Figure 8-23. CK Topology for Two DDR3 Devices

DDR Address/Control Input Buffers

Processor
Address/Control
Output Buffer

Address/Control
Output Buffer

Figure 8-24. ADDR_CTRL Topology for Two DDR3 Devices

8.3.2.14.2.2 CK and ADDR_CTRL Routing, Two DDR3 Devices

Figure 8-25 shows the CK routing for two DDR3 devices placed on the same side of the PCB. Figure 8-26 shows the corresponding ADDR_CTRL routing.






Figure 8-25. CK Routing for Two Single-Side DDR3 Devices




Figure 8-26. ADDR_CTRL Routing for Two Single-Side DDR3 Devices

To save PCB space, the two DDR3 memories may be mounted as a mirrored pair at a cost of increased routing and assembly complexity. Figure 8-27 and Figure 8-28 show the routing for CK and ADDR_CTRL, respectively, for two DDR3 devices mirrored in a single-pair configuration.




Figure 8-27. CK Routing for Two Mirrored DDR3 Devices




Figure 8-28. ADDR_CTRL Routing for Two Mirrored DDR3 Devices

8.3.2.14.3 One DDR3 Device

A single DDR3 device is supported on the DDR EMIF consisting of one x16 DDR3 device arranged as one bank (CS), 16 bits wide.

8.3.2.14.3.1 CK and ADDR_CTRL Topologies, One DDR3 Device

Figure 8-29 shows the topology of the CK net classes and Figure 8-30 shows the topology for the corresponding ADDR_CTRL net classes.



DDR Differential CK Input Buffer




Figure 8-29. CK Topology for One DDR3 Device

DDR Address/Control Input Buffers




Figure 8-30. ADDR_CTRL Topology for One DDR3 Device

8.3.2.14.3.2 CK and ADDR/CTRL Routing, One DDR3 Device

Figure 8-31 shows the CK routing for one DDR3 device placed on the same side of the PCB. Figure 8-32 shows the corresponding ADDR_CTRL routing.






Figure 8-31. CK Routing for One DDR3 Device




Figure 8-32. ADDR_CTRL Routing for One DDR3 Device

8.3.2.15 Data Topologies and Routing Definition

No matter the number of DDR3 devices used, the data line topology is always point to point, so its definition is simple.

8.3.2.15.1 DQS and DQ/DM Topologies, Any Number of Allowed DDR3 Devices

DQS lines are point-to-point differential, and DQ/DM lines are point-to-point singled ended. Figure 8-33 and Figure 8-34 show these topologies.






Figure 8-33. DQS Topology




Figure 8-34. DQ/DM Topology

8.3.2.15.2 DQS and DQ/DM Routing, Any Number of Allowed DDR3 Devices

Figure 8-35 and Figure 8-36 show the DQS and DQ/DM routing.




Figure 8-35. DQS Routing With Any Number of Allowed DDR3 Devices




Figure 8-36. DQ/DM Routing With Any Number of Allowed DDR3 Devices




8.3.2.16 Routing Specification

8.3.2.16.1 CK and ADDR CTRL Routing Specification

Skew within the CK and ADDR_CTRL net classes directly reduces setup and hold margin and, thus, this skew must be controlled. The only way to practically match lengths on a PCB is to lengthen the shorter traces up to the length of the longest net in the net class and its associated clock. A metric to establish this maximum length is Manhattan distance. The Manhattan distance between two points on a PCB is the length between the points when connecting them only with horizontal or vertical segments. A reasonable trace route length is to within a percentage of its Manhattan distance. CACLM is defined as Clock Address Control Longest Manhattan distance.

Given the clock and address pin locations on the processor and the DDR3 memories, the maximum possible Manhattan distance can be determined given the placement. Figure 8-37 and Figure 8-38 show this distance for four loads and two loads, respectively. It is from this distance that the specifications on the lengths of the transmission lines for the address bus are determined. CACLM is determined similarly for other address bus configurations; that is, it is based on the longest net of the CK/ADDR_CTRL net class. For CK and ADDR_CTRL routing, these specifications are contained in Table 8-24.



A. It is very likely that the longest CK/ADDR_CTRL Manhattan distance will be for Address Input 8 (A8) on the DDR3 memories. CACLM is based on the longest Manhattan distance due to the device placement. Verify the net class that satisfies this criteria and use as the baseline for CK/ADDR_CTRL skew matching and length control.


The length of shorter CK/ADDR_CTRL stubs as well as the length of the terminator stub are not included in this length caculation. Non-included lengths are grayed out in the figure.

Assuming A8 is the longest, CALM = CACLMY + CACLMX + 300 mils.

The extra 300 mils allows for routing down lower than the DDR3 memories and returning up to reach A8.

Figure 8-37. CACLM for Four Address Loads on One Side of PCB





A. It is very likely that the longest CK/ADDR_CTRL Manhattan distance will be for Address Input 8 (A8) on the DDR3 memories. CACLM is based on the longest Manhattan distance due to the device placement. Verify the net class that satisfies this criteria and use as the baseline for CK/ADDR_CTRL skew matching and length control.

The length of shorter CK/ADDR_CTRL stubs as well as the length of the terminator stub are not included in this length caculation. Non-included lengths are grayed out in the figure.

Assuming A8 is the longest, CALM = CACLMY + CACLMX + 300 mils.

The extra 300 mils allows for routing down lower than the DDR3 memories and returning up to reach A8.

Figure 8-38. CACLM for Two Address Loads on One Side of PCB

Table 8-24. CK and ADDR_CTRL Routing Specification (1)(2)

| NO. | PARAMETER | MIN | TYP | MAX | UNIT |
|-----|---------------------------------------|----------|-------|----------|------|
| 1 | A1+A2 length | | | 2500 | mils |
| 2 | A1+A2 skew | | | 25 | mils |
| 3 | A3 length | | | 660 | mils |
| 4 | A3 skew ⁽³⁾ | | | 25 | mils |
| 5 | A3 skew ⁽⁴⁾ | | | 125 | mils |
| 6 | A4 length | | | 660 | mils |
| 7 | A4 skew | | | 25 | mils |
| 8 | AS length | 100 | | mils | |
| 9 | AS skew | 100 | | | mils |
| 10 | AS+/AS- length | | | 70 | mils |
| 11 | AS+/AS- skew | | | 5 | mils |
| 12 | AT length ⁽⁵⁾ | | 500 | | mils |
| 13 | AT skew ⁽⁶⁾ | | 100 | | mils |
| 14 | AT skew ⁽⁷⁾ | | | 5 | mils |
| 15 | CK/ADDR_CTRL nominal trace length (8) | CACLM-50 | CACLM | CACLM+50 | mils |

- (1) The use of vias should be minimized.
- (2) Additional bypass capacitors are required when using the DDR_1V5 plane as the reference plane to allow the return current to jump between the DDR_1V5 plane and the ground plane when the net class swtiches layers at a via.
- (3) Non-mirrored configuration (all DDR3 memories on same side of PCB).
- (4) Mirrored configuration (one DDR3 device on top of the board and one DDR3 device on the bottom).
- (5) While this length can be increased for convienience, its length should be minimized.
- (6) ADDR_CTRL net class only (not CK net class). Minimizing this skew is recommended, but not required.
- (7) CK net class only.
- (8) CACLM is the longest Manhattan distance of the CK and ADDR_CTRL net classes + 300 mils. For definition, see Section 8.3.2.16.1, Figure 8-37, and Figure 8-38.



Table 8-24. CK and ADDR_CTRL Routing Specification⁽¹⁾⁽²⁾ (continued)

| NO. | PARAMETER | MIN | TYP | MAX | UNIT |
|-----|--|------|-----|------|------|
| 16 | Center-to-center CK to other DDR3 trace spacing (9) | 4w | | | |
| 17 | Center-to-center ADDR_CTRL to other DDR3 trace spacing ⁽⁹⁾⁽¹⁰⁾ | 4w | | | |
| 18 | Center-to-center ADDR_CTRL to other ADDR_CTRL trace spacing ⁽⁹⁾ | 3w | | | |
| 19 | CK center-to-center spacing ⁽¹¹⁾ | | | | |
| 20 | CK spacing to other net ⁽⁹⁾ | 4w | | | |
| 21 | Rcp ⁽¹²⁾ | Zo-1 | Zo | Zo+ | Ω |
| 22 | Rtt ⁽¹²⁾⁽¹³⁾ | Zo-5 | Zo | Zo+5 | Ω |

- (9) Center-to-center spacing is allowed to fall to minimum (w) for up to 1250 mils of routed length.
- (10) The ADDR_CTRL net class of the other DDR EMIF is considered other DDR3 trace spacing.
- (11) CK spacing set to ensure proper differential impedance.
- (12) Source termination (series resistor at driver) is specifically not allowed.
- (13) Termination values should be uniform across the net class.


8.3.2.16.2 DQS and DQ Routing Specification

Skew within the DQS and DQ/DM net classes directly reduces setup and hold margin and thus this skew must be controlled. The only way to practically match lengths on a PCB is to lengthen the shorter traces up to the length of the longest net in the net class and its associated clock. As with CK and ADDR_CTRL, a reasonable trace route length is to within a percentage of its Manhattan distance. DQLMn is defined as DQ Longest Manhattan distance n, where n is the byte number. For a 32-bit interface, there are four DQLMs, DQLM0-DQLM3. Likewise, for a 16-bit interface, there are two DQLMs, DQLM0-DQLM1.

NOTE

It is not required, nor is it recommended, to match the lengths across all bytes. Length matching is only required within each byte.

Given the DQS and DQ/DM pin locations on the processor and the DDR3 memories, the maximum possible Manhattan distance can be determined given the placement. Figure 8-39 shows this distance for four loads. It is from this distance that the specifications on the lengths of the transmission lines for the data bus are determined. For DQS and DQ/DM routing, these specifications are contained in Table 8-25.



DB0 - DB3 represent data bytes 0 - 3.

There are four DQLMs, one for each byte (32-bit interface). Each DQLM is the longest Manhattan distance of the byte; therefore:

DQLM0 = DQLMX0 + DQLMY0 DQLM1 = DQLMX1 + DQLMY1 DQLM2 = DQLMX2 + DQLMY2 DQLM3 = DQLMX3 + DQLMY3

Figure 8-39. DQLM for Any Number of Allowed DDR3 Devices



Table 8-25. Data Routing Specification⁽¹⁾

| NO. | PARAMETER | MIN | TYP MAX | UNIT |
|-----|--|-----|---------|------|
| 1 | DB0 nominal length ⁽²⁾⁽³⁾ | | DQLM0 | mils |
| 2 | DB1 nominal length ⁽²⁾⁽⁴⁾ | | DQLM1 | mils |
| 3 | DB2 nominal length ⁽²⁾⁽⁵⁾ | | DQLM2 | mils |
| 4 | DB3 nominal length ⁽²⁾⁽⁶⁾ | | DQLM3 | mils |
| 5 | DBn skew ⁽⁷⁾ | | 25 | mils |
| 6 | DQSn+ to DQSn- skew | | 5 | mils |
| 7 | DQSn to DBn skew ⁽⁷⁾⁽⁸⁾ | | 25 | mils |
| 8 | Center-to-center DBn to other DDR3 trace spacing (9)(10) | 4w | | |
| 9 | Center-to-center DBn to other DBn trace spacing ⁽⁹⁾⁽¹¹⁾ | 3w | | |
| 10 | DQSn center-to-center spacing ⁽¹²⁾ | | | |
| 11 | DQSn center-to-center spacing to other net ⁽⁹⁾ | 4w | | |

- External termination disallowed. Data termination should use built-in ODT functionality.
- DQLMn is the longest Manhattan distance of a byte. For definition, see Section 8.3.2.16.2 and Figure 8-39.
- DQLM0 is the longest Manhattan length for the net classes of Byte 0. DQLM1 is the longest Manhattan length for the net classes of Byte 1.
- (5)DQLM2 is the longest Manhattan length for the net classes of Byte 2.
- DQLM3 is the longest Manhattan length for the net slasses of Byte 3.
- Length matching is only done within a byte. Length matching across bytes is neither required nor recommended.
- Each DQS pair is length matched to its associated byte.
- Center-to-center spacing is allowed to fall to minimum (w) for up to 1250 mils of routed length.
- (10) Other DDR3 trace spacing means other DDR3 net classes not within the byte.
- (11) This applies to spacing within the net classes of a byte.
- (12) DQS pair spacing is set to ensure proper differential impedance.



8.3.3 DDR2/3 Memory Controller Register Descriptions

Table 8-26. DDR2/3 Memory Controller Registers

| DDR0 HEX ADDRESS | DDR1 HEX ADDRESS | ACRONYM | REGISTER NAME |
|------------------|------------------|-----------|---|
| 0x4C00 0004 | 0x4D00 0004 | SDRSTAT | SDRAM Status |
| 0x4C00 0008 | 0x4D00 0008 | SDRCR | SDRAM Config |
| 0x4C00 000C | 0x4D00 000C | SDRCR2 | SDRAM Config 2 |
| 0x4C00 0010 | 0x4D00 0010 | SDRRCR | SDRAM Refresh Control |
| 0x4C00 0014 | 0x4D00 0014 | SDRRCSR | SDRAM Refresh Control Shadow |
| 0x4C00 0018 | 0x4D00 0018 | SDRTIM1 | SDRAM Timing 1 |
| 0x4C00 001C | 0x4D00 001C | SDRTIM1SR | SDRAM Timing 1 Shadow |
| 0x4C00 0020 | 0x4D00 0020 | SDRTIM2 | SDRAM Timing 2 |
| 0x4C00 0024 | 0x4D00 0024 | SDRTIM2SR | SDRAM Timing 2 Shadow |
| 0x4C00 0028 | 0x4D00 0028 | SDRTIM3 | SDRAM Timing 3 |
| 0x4C00 002C | 0x4D00 002C | SDRTIM3SR | SDRAM Timing 3 Shadow |
| 0x4C00 0038 | 0x4D00 0038 | PMCR | Power Management Control |
| 0x4C00 003C | 0x4D00 003C | PMCSR | Power Management Control Shadow |
| 0x4C00 0054 | 0x4D00 0054 | PBBPR | Peripheral Bus Burst Priority |
| 0x4C00 00A0 | 0x4D00 00A0 | EOI | End of Interrupt |
| 0x4C00 00A4 | 0x4D00 00A4 | SOIRSR | System OCP Interrupt Raw Status |
| 0x4C00 00AC | 0x4D00 00AC | SOISR | System OCP Interrupt Status |
| 0x4C00 00B4 | 0x4D00 00B4 | SOIESR | System OCP Interrupt Enable Set |
| 0x4C00 00BC | 0x4D00 00BC | SOIECR | System OCP Interrupt Enable Clear |
| 0x4C00 00C8 | 0x4D00 00C8 | ZQCR | SDRAM output Impedance Calibration Config |
| 0x4C00 00DC | 0x4D00 00DC | RWLCR | Read-Write Leveling Control |
| 0x4C00 00E4 | 0x4D00 00E4 | DDRPHYCR | DDR PHY Control |
| 0x4C00 00E8 | 0x4D00 00E8 | DDRPHYCSR | DDR PHY Control Shadow |

8.3.4 DDR2/3 PHY Register Descriptions

Table 8-27. DDR2/3 PHY Registers

| DDR0 HEX ADDRESS | DDR1 HEX ADDRESS | ACRONYM | REGISTER NAME |
|---------------------|---------------------|---------------------------------|---|
| 0x4819 800C | 0x4819 A00C | CMD0_IO_CONFIG_I_0 | Command 0 Address/Command Pad Configuration |
| 0x4819 8010 | 0x4819 A010 | CMD0_IO_CONFIG_I_CLK_0 | Command 0 Clock Pad Configuration |
| 0x4819 8014 | 0x4819 A014 | CMD0_IO_CONFIG_SR_0 | Command 0 Address/Command Slew Rate Configuration |
| 0x4819 8018 | 0x4819 A018 | CMD0_IO_CONFIG_SR_CLK_0 | Command 0 Clock Pad Slew Rate Configuration |
| 0x4819 801C | 0x4819 A01C | CMD0_REG_PHY_CTRL_SLAVE_RATIO_0 | Command 0 Address/Command Slave Ratio |
| 0x4819 802C | 0x4819 A02C | CMD0_REG_PHY_INVERT_CLKOUT_0 | Command 0 Invert Clockout Selection |
| 0x4819 8040 | 0x4819 A040 | CMD1_IO_CONFIG_I_0 | Command 1 Address/Command Pad Configuration |
| 0x4819 8044 | 0x4819 A044 | CMD1_IO_CONFIG_I_CLK_0 | Command 1 Clock Pad Configuration |
| 0x4819 8048 | 0x4819 A048 | CMD1_IO_CONFIG_SR_0 | Command 1 Address/Command Slew Rate Configuration |
| 0x4819 804C | 0x4819 A04C | CMD1_IO_CONFIG_SR_CLK_0 | Command 1 Clock Pad Slew Rate Configuration |
| 0x4819 8050 | 0x4819 A050 | CMD1_REG_PHY_CTRL_SLAVE_RATIO_0 | Command 1 Address/Command Slave Ratio |
| 0x4819 8060 | 0x4819 A060 | CMD1_REG_PHY_INVERT_CLKOUT_0 | Command 1 Invert Clockout Selection |



Table 8-27. DDR2/3 PHY Registers (continued)

| DDR0 HEX ADDRESS | DDR1 HEX ADDRESS | ACRONYM | REGISTER NAME |
|---------------------|---------------------|-------------------------------------|--|
| 0x4819 8074 | 0x4819 A074 | CMD2_IO_CONFIG_I_0 | Command 2 Address/Command Pad Configuration |
| 0x4819 8078 | 0x4819 A078 | CMD2_IO_CONFIG_I_CLK_0 | Command 2 Clock Pad Configuration |
| 0x4819 807C | 0x4819 A07C | CMD2_IO_CONFIG_SR_0 | Command 2 Address/Command Slew Rate Configuration |
| 0x4819 8080 | 0x4819 A080 | CMD2_IO_CONFIG_SR_CLK_0 | Command 2 Clock Pad Slew Rate Configuration |
| 0x4819 8084 | 0x4819 A084 | CMD2_REG_PHY_CTRL_SLAVE_RATIO_0 | Command 2 Address/Command Slave Ratio |
| 0x4819 8094 | 0x4819 A094 | CMD2_REG_PHY_INVERT_CLKOUT_0 | Command 2 Invert Clockout Selection |
| 0x4819 80A8 | 0x4819 A0A8 | DATA0_IO_CONFIG_I_0 | Data Macro 0 Data Pad Configuration |
| 0x4819 80AC | 0x4819 A0AC | DATA0_IO_CONFIG_I_CLK_0 | Data Macro 0 Data Strobe Pad Configuration |
| 0x4819 80B0 | 0x4819 A0B0 | DATA0_IO_CONFIG_SR_0 | Data Macro 0 Data Slew Rate Configuration |
| 0x4819 80B4 | 0x4819 A0B4 | DATA0_IO_CONFIG_SR_CLK_0 | Data Macro 0 Data Strobe Slew Rate Configuration |
| 0x4819 80C8 | 0x4819 A0C8 | DATA0_REG_PHY_RD_DQS_SLAVE_RATIO_0 | Data Macro 0 Read DQS Slave Ratio |
| 0x4819 80DC | 0x4819 A0DC | DATA0_REG_PHY_WR_DQS_SLAVE_RATIO_0 | Data Macro 0 Write DQS Slave Ratio |
| 0x4819 80F0 | 0x4819 A0F0 | DATA0_REG_PHY_WRLVL_INIT_RATIO_0 | Data Macro 0 Write Leveling Init Ratio |
| 0x4819 80F8 | 0x4819 A0F8 | DATA0_REG_PHY_WRLVL_INIT_MODE_0 | Data Macro 0 Write Leveling Init Mode Ratio Selection |
| 0x4819 80FC | 0x4819 A0FC | DATA0_REG_PHY_GATELVL_INIT_RATIO_0 | Data Macro 0 DQS Gate Training Init Ratio |
| 0x4819 8104 | 0x4819 A104 | DATA0_REG_PHY_GATELVL_INIT_MODE_0 | Data Macro 0 DQS Gate Training Init Mode Ratio Selection |
| 0x4819 8108 | 0x4819 A108 | DATA0_REG_PHY_FIFO_WE_SLAVE_RATIO_0 | Data Macro 0 DQS Gate Slave Ratio |
| 0x4819 8120 | 0x4819 A120 | DATA0_REG_PHY_WR_DATA_SLAVE_RATIO_0 | Data Macro 0 Write Data Slave Ratio |
| 0x4819 8134 | 0x4819 A134 | DATA0_REG_PHY_USE_RANK0_DELAYS | Data Macro 0 Delay Selection |
| 0x4819 814C | 0x4819 A14C | DATA1_IO_CONFIG_I_0 | Data Macro 1 Data Pad Configuration |
| 0x4819 8150 | 0x4819 A150 | DATA1_IO_CONFIG_I_CLK_0 | Data Macro 1 Data Strobe Pad Configuration |
| 0x4819 8154 | 0x4819 A154 | DATA1_IO_CONFIG_SR_0 | Data Macro 1 Data Slew Rate Configuration |
| 0x4819 8158 | 0x4819 A158 | DATA1_IO_CONFIG_SR_CLK_0 | Data Macro 1 Data Strobe Slew Rate Configuration |
| 0x4819 816C | 0x4819 A16C | DATA1_REG_PHY_RD_DQS_SLAVE_RATIO_0 | Data Macro 1 Read DQS Slave Ratio |
| 0x4819 8180 | 0x4819 A180 | DATA1_REG_PHY_WR_DQS_SLAVE_RATIO_0 | Data Macro 1 Write DQS Slave Ratio |
| 0x4819 8194 | 0x4819 A194 | DATA1_REG_PHY_WRLVL_INIT_RATIO_0 | Data Macro 1 Write Leveling Init Ratio |
| 0x4819 819C | 0x4819 A19C | DATA1_REG_PHY_WRLVL_INIT_MODE_0 | Data Macro 1 Write Leveling Init Mode Ratio Selection |
| 0x4819 81A0 | 0x4819 A1A0 | DATA1_REG_PHY_GATELVL_INIT_RATIO_0 | Data Macro 1 DQS Gate Training Init Ratio |
| 0x4819 81A8 | 0x4819 A1A8 | DATA1_REG_PHY_GATELVL_INIT_MODE_0 | Data Macro 1 DQS Gate Training Init Mode Ratio Selection |
| 0x4819 81AC | 0x4819 A1AC | DATA1_REG_PHY_FIFO_WE_SLAVE_RATIO_0 | Data Macro 1 DQS Gate Slave Ratio |
| 0x4819 81C4 | 0x4819 A1C4 | DATA1_REG_PHY_WR_DATA_SLAVE_RATIO_0 | Data Macro 1 Write Data Slave Ratio |
| 0x4819 81D8 | 0x4819 A1D8 | DATA1_REG_PHY_USE_RANK0_DELAYS | Data Macro 1 Delay Selection |
| 0x4819 81F0 | 0x4819 A1F0 | DATA2_IO_CONFIG_I_0 | Data Macro 2 Data Pad Configuration |
| 0x4819 81F4 | 0x4819 A1F4 | DATA2_IO_CONFIG_I_CLK_0 | Data Macro 2 Data Strobe Pad Configuration |
| 0x4819 81F8 | 0x4819 A1F8 | DATA2_IO_CONFIG_SR_0 | Data Macro 2 Data Slew Rate Configuration |
| 0x4819 81FC | 0x4819 A1FC | DATA2_IO_CONFIG_SR_CLK_0 | Data Macro 2 Data Strobe Slew Rate Configuration |
| 0x4819 8210 | 0x4819 A210 | DATA2_REG_PHY_RD_DQS_SLAVE_RATIO_0 | Data Macro 2 Read DQS Slave Ratio |
| 0x4819 8224 | 0x4819 A224 | DATA2_REG_PHY_WR_DQS_SLAVE_RATIO_0 | Data Macro 2 Write DQS Slave Ratio |
| 0x4819 8238 | 0x4819 A238 | DATA2_REG_PHY_WRLVL_INIT_RATIO_0 | Data Macro 2 Write Leveling Init Ratio |



Table 8-27. DDR2/3 PHY Registers (continued)

| DDR0 HEX ADDRESS | DDR1 HEX ADDRESS | ACRONYM | REGISTER NAME |
|---------------------|---|-------------------------------------|--|
| 0x4819 8240 | B819 8240 0x4819 A240 DATA2_REG_PHY_WRLVL_INIT_MODE_0 Data Macro 2 Write Leveling Init Mode Selection | | Data Macro 2 Write Leveling Init Mode Ratio Selection |
| 0x4819 8244 | 0x4819 A244 | DATA2_REG_PHY_GATELVL_INIT_RATIO_0 | Data Macro 2 DQS Gate Training Init Ratio |
| 0x4819 824C | 0x4819 A24C | DATA2_REG_PHY_GATELVL_INIT_MODE_0 | Data Macro 2 DQS Gate Training Init Mode Ratio Selection |
| 0x4819 8250 | 0x4819 A250 | DATA2_REG_PHY_FIFO_WE_SLAVE_RATIO_0 | Data Macro 2 DQS Gate Slave Ratio |
| 0x4819 8268 | 0x4819 A268 | DATA2_REG_PHY_WR_DATA_SLAVE_RATIO_0 | Data Macro 2 Write Data Slave Ratio |
| 0x4819 827C | 0x4819 A27C | DATA2_REG_PHY_USE_RANK0_DELAYS | Data Macro 2 Delay Selection |
| 0x4819 8294 | 0x4819 A294 | DATA3_IO_CONFIG_I_0 | Data Macro 3 Data Pad Configuration |
| 0x4819 8298 | 0x4819 A298 | DATA3_IO_CONFIG_I_CLK_0 | Data Macro 3 Data Strobe Pad Configuration |
| 0x4819 829C | 0x4819 A29C | DATA3_IO_CONFIG_SR_0 | Data Macro 3 Data Slew Rate Configuration |
| 0x4819 82A0 | 0x4819 A2A0 | DATA3_IO_CONFIG_SR_CLK_0 | Data Macro 3 Data Strobe Slew Rate Configuration |
| 0x4819 82B4 | 0x4819 A2B4 | DATA3_REG_PHY_RD_DQS_SLAVE_RATIO_0 | Data Macro 3 Read DQS Slave Ratio |
| 0x4819 82C8 | 0x4819 A2C8 | DATA3_REG_PHY_WR_DQS_SLAVE_RATIO_0 | Data Macro 3 Write DQS Slave Ratio |
| 0x4819 82DC | 0x4819 A2DC | DATA3_REG_PHY_WRLVL_INIT_RATIO_0 | Data Macro 3 Write Leveling Init Ratio |
| 0x4819 82E4 | 0x4819 A2E4 | DATA3_REG_PHY_WRLVL_INIT_MODE_0 | Data Macro 3 Write Leveling Init Mode Ratio Selection |
| 0x4819 82E8 | 0x4819 A2E8 | DATA3_REG_PHY_GATELVL_INIT_RATIO_0 | Data Macro 3 DQS Gate Training Init Ratio |
| 0x4819 82F0 | 0x4819 A2F0 | DATA3_REG_PHY_GATELVL_INIT_MODE_0 | Data Macro 3 DQS Gate Training Init Mode Ratio Selection |
| 0x4819 82F4 | 0x4819 A2F4 | DATA3_REG_PHY_FIFO_WE_SLAVE_RATIO_0 | Data Macro 3 DQS Gate Slave Ratio |
| 0x4819 830C | 0x4819 A30C | DATA3_REG_PHY_WR_DATA_SLAVE_RATIO_0 | Data Macro 3 Write Data Slave Ratio |
| 0x4819 8320 | 0x4819 A320 | DATA3_REG_PHY_USE_RANK0_DELAYS | Data Macro 3 Delay Selection |
| 0x4819 8358 | 0x4819 A358 | DDR_VTP_CTRL_0 | DDR VTP Control |

8.3.5 DDR2/3 Memory Controller Electrical Data/Timing

Section 8.3.1, DDR2 Routing Specifications and Section 8.3.2, DDR3 Routing Specifications specify a complete DDR2/3 interface solution for the device. TI has performed the simulation and system characterization to ensure all DDR2/3 interface timings in this solution are met.

TI only supports board designs that follow the specifications outlined in the DDR2 Routing Specifications and DDR3 Routing Specifications sections of this data sheet.

204



8.4 Emulation Features and Capability

8.4.1 Advanced Event Triggering (AET)

The device supports Advanced Event Triggering (AET). This capability can be used to debug complex problems as well as understand performance characteristics of user applications. AET provides the following capabilities:

- Hardware Program Breakpoints: specify addresses or address ranges that can generate events such
 as halting the processor or triggering the trace capture.
- **Data Watchpoints:** specify data variable addresses, address ranges, or data values that can generate events such as halting the processor or triggering the trace capture.
- Counters: count the occurrence of an event or cycles for performance monitoring.
- State Sequencing: allows combinations of hardware program breakpoints and data watchpoints to precisely generate events for complex sequences.

For more information on AET, see the following documents:

- Using Advanced Event Triggering to Find and Fix Intermittent Real-Time Bugs application report (literature number SPRA753)
- Using Advanced Event Triggering to Debug Real-Time Problems in High Speed Embedded Microprocessor Systems application report (literature number SPRA387)

8.4.2 Trace

The device supports Trace at the Cortex[™]-A8, C674x, and System levels. Trace is a debug technology that provides a detailed, historical account of application code execution, timing, and data accesses. Trace collects, compresses, and exports debug information for analysis. The debug information can be exported to the Embedded Trace Buffer (ETB), or to the 5-pin Trace Interface (system trace only). Trace works in real-time and does not impact the execution of the system.

For more information on board design guidelines for Trace Advanced Emulation, see the *Emulation and Trace Headers Technical Reference Manual* (literature number SPRU655).

8.4.3 IEEE 1149.1 JTAG

The JTAG (IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture) interface is used for BSDL testing and emulation of the device. The TRST pin only needs to be released when it is necessary to use a JTAG controller to debug the device or exercise the device's boundary scan functionality. For maximum reliability, the device includes an internal pulldown (IPD) on the TRST pin to ensure that TRST is always asserted upon power up and the device's internal emulation logic is always properly initialized. JTAG controllers from Texas Instruments actively drive TRST high. However, some third-party JTAG controllers may not drive TRST high but expect the use of a pullup resistor on TRST. When using this type of JTAG controller, assert TRST to initialize the device after powerup and externally drive TRST high before attempting any emulation or boundary-scan operations.

The main JTAG features include:

- 32KB embedded trace buffer (ETB)
- 5-pin system trace interface for debug
- Supports Advanced Event Triggering (AET)
- All processors can be emulated via JTAG ports
- All functions on EMU pins of the device:
 - EMU[1:0] cross-triggering, boot mode (WIR), STM trace
 - EMU[4:2] STM trace only (single direction)
 - EMU[2] only valid pin to use as clock



8.4.3.1 JTAG ID (JTAGID) Register Description

Table 8-28. JTAG ID Register⁽¹⁾

| HEX ADDRESS | ACRONYM | REGISTER NAME |
|-------------|---------|---|
| 0x4814 0600 | JTAGID | JTAG Identification Register ⁽²⁾ |

- (1) IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.
- (2) Read-only. Provides the device 32-bit JTAG ID.

The JTAG ID register is a read-only register that identifies to the customer the JTAG/device ID. For this device, the JTAG ID register resides at address location 0x4814 0600. The register hex value for the device depends on the silicon revision being used. For more information, see the *TMS320C6A816x C6000 DSP+ARM Processors Silicon Errata* (literature number <u>SPRZ328</u>). For the actual register bit names and their associated bit field descriptions, see Figure 8-40 and Table 8-29.



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Figure 8-40. JTAG ID Register Description - 0x4814 0600

Table 8-29. JTAG ID Register Selection Bit Descriptions

| Bit | Field | Description |
|-------|--------------|--|
| 31:28 | VARIANT | Variant (4-bit) value. Device value: The value of this field depends on the silicon revision being used. For more information, see the <i>TMS320C6A816x C6000 DSP+ARM Processors Silicon Errata</i> (literature number SPRZ328). |
| 27:12 | PART NUMBER | Part Number (16-bit) value. Device value: 0xB81E |
| 11:1 | MANUFACTURER | Manufacturer (11-bit) value. Device value: 0x017 |
| 0 | LSB | LSB. This bit is read as a 1 for this device. |

8.4.3.2 JTAG Electrical Data/Timing

Table 8-30. Timing Requirements for IEEE 1149.1 JTAG

(see Figure 8-41)

| NO. | | | MIN | MAX | UNIT |
|-----|--------------------------|---|-------|-----|------|
| 1 | t _{c(TCK)} | Cycle time, TCK | 51.15 | | ns |
| 1a | t _{w(TCKH)} | Pulse duration, TCK high (40% of t _c) | 20.46 | | ns |
| 1b | t _{w(TCKL)} | Pulse duration, TCK low (40% of t _c) | 20.46 | | ns |
| 3 | t _{su(TDI-TCK)} | Input setup time, TDI valid to TCK high (20% of $(t_c * 0.5)$) | 5.115 | | ns |
| 3 | t _{su(TMS-TCK)} | Input setup time, TMS valid to TCK high (20% of (t_c * 0.5)) | 5.115 | | ns |
| 4 | t _{h(TCK-TDI)} | Input hold time, TDI valid from TCK high | 10 | | ns |
| | t _{h(TCK-TMS)} | Input hold time, TMS valid from TCK high | 10 | | ns |

Table 8-31. Switching Characteristics Over Recommended Operating Conditions for IEEE 1149.1 JTAG

(see Figure 8-41)

| NO. | PARAMETER | MIN | MAX | UNIT |
|-----|--|-----|-----------------------|------|
| 2 | t _{d(TCKL-TDOV)} Delay time, TCK low to TDO valid | 0 | 23.575 ⁽¹⁾ | ns |

(1) (0.5 * t_c) - 2






Figure 8-41. JTAG Timing

Table 8-32. Timing Requirements for IEEE 1149.1 JTAG With RTCK

(see Figure 8-41)

| NO. | | | MIN | MAX | UNIT |
|-----|--------------------------|---|-------|-----|------|
| 1 | t _{c(TCK)} | Cycle time, TCK | 51.15 | | ns |
| 1a | t _{w(TCKH)} | Pulse duration, TCK high (40% of t _c) | 20.46 | | ns |
| 1b | t _{w(TCKL)} | Pulse duration, TCK low (40% of t _c) | 20.46 | | ns |
| 3 | t _{su(TDI-TCK)} | Input setup time, TDI valid to TCK high (20% of $(t_c * 0.5)$) | 5.115 | | ns |
| 3 | t _{su(TMS-TCK)} | Input setup time, TMS valid to TCK high (20% of (t_c * 0.5)) | 5.115 | | ns |
| 4 | t _{h(TCK-TDI)} | Input hold time, TDI valid from TCK high | 10 | | ns |
| 4 | t _{h(TCK-TMS)} | Input hold time, TMS valid from TCK high | 10 | | ns |

Table 8-33. Switching Characteristics Over Recommended Operating Conditions for IEEE 1149.1 JTAG With RTCK

(see Figure 8-42)

| ١ | ·9 · · · · · · / | | | | |
|-----|---------------------------|---|-------|-----|------|
| NO. | | PARAMETER | MIN | MAX | UNIT |
| 5 | t _d (TCK-RTCK) | Delay time, TCK to RTCK with no selected subpaths (that is, ICEPick module is the only tap selected - when the ARM is in the scan chain, the delay time is a function of the ARM functional clock.) | 0 | 21 | ns |
| 6 | t _{c(RTCK)} | Cycle time, RTCK | 51.15 | | ns |
| 7 | t _{w(RTCKH)} | Pulse duration, RTCK high (40% of t _c) | 20.46 | | ns |
| 8 | t _{w(RTCKL)} | Pulse duration, RTCK low (40% of t _c) | 20.46 | | ns |




Figure 8-42. JTAG With RTCK Timing



8.4.4 IEEE 1149.7 cJTAG

Besides the standard (legacy) JTAG mode of operation, the target debug interface can also be switched to a compressed JTAG (cJTAG) mode of operation, commonly referred to as IEEE1149.7 standard. An IEEE1149.7 adapter module runs a 2-pin communication protocol on top of an IEEE1149.1 JTAG TAP. The debug-IP logic serializes the IEEE1149.1 transactions, using a variety of compression formats, to reduce the number of pins needed to implement a JTAG debug port. This device implements only a subset of the IEEE1149.7 protocol; it supports Class 0/1 operation. On this device the cJTAG ID[7:0] is tied to 0x00.

NOTE

The default setting of the scan port is IEEE 1149.1. A cJTAG emulator connected only to TCLK and TMS can re-configure the port to cJTAG by scanning in a special command sequence. For the scan sequence required to switch modes, see the IEEE1149.7 specification.



8.5 Enhanced Direct Memory Access (EDMA) Controller

The EDMA controller handles all data transfers between memories and the device slave peripherals on the device. These data transfers include cache servicing, non-cacheable memory accesses, user-programmed data transfers, and host accesses.

8.5.1 EDMA Channel Synchronization Events

The EDMA channel controller supports up to 64 channels that service peripherals and memory. Each EDMA channel is mapped to a default EDMA synchronization event as shown in Table 8-34. By default, each event uses the parameter entry that matches its event number. However, because the device includes a channel mapping feature, each event may be mapped to any of 512 parameter table entries. For more detailed information on the EDMA module and how EDMA events are enabled, captured, processed, linked, chained, and cleared, etc., see the EDMA chapter in the *TMS320C6A816x C6000 DSP+ARM Processors Technical Reference Manual* (literature number SPRUGX9).

Table 8-34. EDMA Default Synchronization Events

| EVENT NUMBER | DEFAULT EVENT NAME | DEFAULT EVENT DESCRIPTION |
|--------------|--------------------|---------------------------|
| 0 - 7 | - | Unused |
| 8 | AXEVT0 | McASP0 Transmit |
| 9 | AREVT0 | McASP0 Receive |
| 10 | AXEVT1 | McASP1 Transmit |
| 11 | AREVT1 | McASP1 Receive |
| 12 | AXEVT2 | McASP2 Transmit |
| 13 | AREVT2 | McASP2 Receive |
| 14 | BXEVT | McBSP Transmit |
| 15 | BREVT | McBSP Receive |
| 16 | SPIXEVT0 | SPI0 Transmit 0 |
| 17 | SPIREVT0 | SPI0 Receive 0 |
| 18 | SPIXEVT1 | SPI0 Transmit 1 |
| 19 | SPIREVT1 | SPI0 Receive 1 |
| 20 | SPIXEVT2 | SPI0 Transmit 2 |
| 21 | SPIREVT2 | SPI0 Receive 2 |
| 22 | SPIXEVT3 | SPI0 Transmit 3 |
| 23 | SPIREVT3 | SPI0 Receive 3 |
| 24 | SDTXEVT | SD0 Transmit |
| 25 | SDRXEVT | SD0 Receive |
| 26 | UTXEVT0 | UART0 Transmit |
| 27 | URXEVT0 | UARTO Receive |
| 28 | UTXEVT1 | UART1 Transmit |
| 29 | URXEVT1 | UART1 Receive |
| 30 | UTXEVT2 | UART2 Transmit |
| 31 | URXEVT2 | UART2 Receive |
| 32 - 47 | - | Unused |
| 48 | TINT4 | TIMER4 |
| 49 | TINT5 | TIMER5 |
| 50 | TINT6 | TIMER6 |
| 51 | TINT7 | TIMER7 |
| 52 | GPMCEVT | GPMC |
| 53 | HDMIEVT | HDMI |
| 54 - 57 | - | Unused |
| 58 | I2CTXEVT0 | I2C0 Transmit |



Table 8-34. EDMA Default Synchronization Events (continued)

| EVENT NUMBER | DEFAULT EVENT NAME | DEFAULT EVENT DESCRIPTION |
|--------------|--------------------|---------------------------|
| 59 | I2CRXEVT0 | I2C0 Receive |
| 60 | I2CTXEVT1 | I2C1 Transmit |
| 61 | I2CRXEVT1 | I2C1 Receive |
| 62 - 63 | - | Unused |

8.5.2 EDMA Peripheral Register Descriptions

Table 8-35. EDMA Channel Controller (EDMA TPCC) Control Registers

| HEX ADDRESS | ACRONYM | REGISTER NAME | |
|---------------------------|------------|--|--|
| 0x4900 0000 | PID | Peripheral Identification | |
| 0x4900 0004 | CCCFG | EDMA3CC Configuration | |
| 0x4900 0100 - 0x4900 01FC | DCHMAP0-63 | DMA Channel 0-63 Mappings | |
| 0x4900 0200 | QCHMAP0 | QDMA Channel 0 Mapping | |
| 0x4900 0204 | QCHMAP1 | QDMA Channel 1 Mapping | |
| 0x4900 0208 | QCHMAP2 | QDMA Channel 2 Mapping | |
| 0x4900 020C | QCHMAP3 | QDMA Channel 3 Mapping | |
| 0x4900 0210 | QCHMAP4 | QDMA Channel 4 Mapping | |
| 0x4900 0214 | QCHMAP5 | QDMA Channel 5 Mapping | |
| 0x4900 0218 | QCHMAP6 | QDMA Channel 6 Mapping | |
| 0x4900 021C | QCHMAP7 | QDMA Channel 7 Mapping | |
| 0x4900 0240 | DMAQNUM0 | DMA Queue Number 0 | |
| 0x4900 0244 | DMAQNUM1 | DMA Queue Number 1 | |
| 0x4900 0248 | DMAQNUM2 | DMA Queue Number 2 | |
| 0x4900 024C | DMAQNUM3 | DMA Queue Number 3 | |
| 0x4900 0250 | DMAQNUM4 | DMA Queue Number 4 | |
| 0x4900 0254 | DMAQNUM5 | DMA Queue Number 5 | |
| 0x4900 0258 | DMAQNUM6 | DMA Queue Number 6 | |
| 0x4900 025C | DMAQNUM7 | DMA Queue Number 7 | |
| 0x4900 0260 | QDMAQNUM | QDMA Queue Number | |
| 0x4900 0284 | QUEPRI | Queue Priority | |
| 0x4900 0300 | EMR | Event Missed | |
| 0x4900 0304 | EMRH | Event Missed High | |
| 0x4900 0308 | EMCR | Event Missed Clear | |
| 0x4900 030C | EMCRH | Event Missed Clear High | |
| 0x4900 0310 | QEMR | QDMA Event Missed | |
| 0x4900 0314 | QEMCR | QDMA Event Missed Clear | |
| 0x4900 0318 | CCERR | EDMA3CC Error | |
| 0x4900 031C | CCERRCLR | EDMA3CC Error Clear | |
| 0x4900 0320 | EEVAL | Error Evaluate | |
| 0x4900 0340 | DRAE0 | DMA Region Access Enable for Region 0 | |
| 0x4900 0344 | DRAEH0 | DMA Region Access Enable High for Region 0 | |
| 0x4900 0348 | DRAE1 | DMA Region Access Enable for Region 1 | |
| 0x4900 034C | DRAEH1 | DMA Region Access Enable High for Region 1 | |
| 0x4900 0350 | DRAE2 | DMA Region Access Enable for Region 2 | |
| 0x4900 0354 | DRAEH2 | DMA Region Access Enable High for Region 2 | |
| 0x4900 0358 | DRAE3 | DMA Region Access Enable for Region 3 | |
| 0x4900 035C | DRAEH3 | DMA Region Access Enable High for Region 3 | |



Table 8-35. EDMA Channel Controller (EDMA TPCC) Control Registers (continued)

| HEX ADDRESS | ACRONYM | REGISTER NAME | |
|---------------------------|------------|--|--|
| 0x4900 0360 | DRAE4 | DMA Region Access Enable for Region 4 | |
| 0x4900 0364 | DRAEH4 | DMA Region Access Enable High for Region 4 | |
| 0x4900 0368 | DRAE5 | DMA Region Access Enable for Region 5 | |
| 0x4900 036C | DRAEH5 | DMA Region Access Enable High for Region 5 | |
| 0x4900 0370 | DRAE6 | DMA Region Access Enable for Region 6 | |
| 0x4900 0374 | DRAEH6 | DMA Region Access Enable High for Region 6 | |
| 0x4900 0378 | DRAE7 | DMA Region Access Enable for Region 7 | |
| 0x4900 037C | DRAEH7 | DMA Region Access Enable High for Region 7 | |
| 0x4900 0380 - 0x4900 039C | QRAE0-7 | QDMA Region Access Enable for Region 0-7 | |
| 0x4900 0400 - 0x4900 04FC | Q0E0-Q3E15 | Event Queue Entry Q0E0-Q3E15 | |
| 0x4900 0600 - 0x4900 060C | QSTAT0-3 | Queue Status 0-3 | |
| 0x4900 0620 | QWMTHRA | Queue Watermark Threshold A | |
| 0x4900 0640 | CCSTAT | EDMA3CC Status | |
| 0x4900 0800 | MPFAR | Memory Protection Fault Address | |
| 0x4900 0804 | MPFSR | Memory Protection Fault Status | |
| 0x4900 0808 | MPFCR | Memory Protection Fault Command | |
| 0x4900 080C | MPPAG | Memory Protection Page Attribute Global | |
| 0x4900 0810 - 0x4900 082C | MPPA0-7 | Memory Protection Page Attribute 0-7 | |
| 0x4900 1000 | ER | Event | |
| 0x4900 1004 | ERH | Event High | |
| 0x4900 1008 | ECR | Event Clear | |
| 0x4900 100C | ECRH | Event Clear High | |
| 0x4900 1010 | ESR | Event Set | |
| 0x4900 1014 | ESRH | Event Set High | |
| 0x4900 1018 | CER | Chained Event | |
| 0x4900 101C | CERH | Chained Event High | |
| 0x4900 1020 | EER | Event Enable | |
| 0x4900 1024 | EERH | Event Enable High | |
| 0x4900 1028 | EECR | Event Enable Clear | |
| 0x4900 102C | EECRH | Event Enable Clear High | |
| 0x4900 1030 | EESR | Event Enable Set | |
| 0x4900 1034 | EESRH | Event Enable Set High | |
| 0x4900 1038 | SER | Secondary Event | |
| 0x4900 103C | SERH | Secondary Event High | |
| 0x4900 1040 | SECR | Secondary Event Clear | |
| 0x4900 1044 | SECRH | Secondary Event Clear High | |
| 0x4900 1050 | IER | Interrupt Enable | |
| 0x4900 1054 | IERH | Interrupt Enable High | |
| 0x4900 1058 | IECR | Interrupt Enable Clear | |
| 0x4900 105C | IECRH | Interrupt Enable Clear High | |
| 0x4900 1060 | IESR | Interrupt Enable Set | |
| 0x4900 1064 | IESRH | Interrupt Enable Set High | |
| 0x4900 1068 | IPR | Interrupt Pending | |
| 0x4900 106C | IPRH | Interrupt Pending High | |
| 0x4900 1070 | ICR | Interrupt Clear | |
| 0x4900 1074 | ICRH | Interrupt Clear High | |
| 0x4900 1078 | IEVAL | Interrupt Evaluate | |



Table 8-35. EDMA Channel Controller (EDMA TPCC) Control Registers (continued)

| HEX ADDRESS | ACRONYM | REGISTER NAME | |
|---------------------------|-----------------------|--------------------------------|--|
| 0x4900 1080 | QER | QDMA Event | |
| 0x4900 1084 | QEER | QDMA Event Enable | |
| 0x4900 1088 | QEECR | QDMA Event Enable Clear | |
| 0x4900 108C | QEESR | QDMA Event Enable Set | |
| 0x4900 1090 | QSER | QDMA Secondary Event | |
| 0x4900 1094 | QSECR | QDMA Secondary Event Clear | |
| | Shadow Region 0 Chani | nel Registers | |
| 0x4900 2000 | ER | Event | |
| 0x4900 2004 | ERH | Event High | |
| 0x4900 2008 | ECR | Event Clear | |
| 0x4900 200C | ECRH | Event Clear High | |
| 0x4900 2010 | ESR | Event Set | |
| 0x4900 2014 | ESRH | Event Set High | |
| 0x4900 2018 | CER | Chained Event | |
| 0x4900 201C | CERH | Chained Event High | |
| 0x4900 2020 | EER | Event Enable | |
| 0x4900 2024 | EERH | Event Enable High | |
| 0x4900 2028 | EECR | Event Enable Clear | |
| 0x4900 202C | EECRH | Event Enable Clear High | |
| 0x4900 2030 | EESR | Event Enable Set | |
| 0x4900 2034 | EESRH | Event Enable Set High | |
| 0x4900 2038 | SER | Secondary Event | |
| 0x4900 203C | SERH | Secondary Event High | |
| 0x4900 2040 | SECR | Secondary Event Clear | |
| 0x4900 2044 | SECRH | Secondary Event Clear High | |
| 0x4900 2050 | IER | Interrupt Enable | |
| 0x4900 2054 | IERH | Interrupt Enable High | |
| 0x4900 2058 | IECR | Interrupt Enable Clear | |
| 0x4900 205C | IECRH | Interrupt Enable Clear High | |
| 0x4900 2060 | IESR | Interrupt Enable Set | |
| 0x4900 2064 | IESRH | Interrupt Enable Set High | |
| 0x4900 2068 | IPR | Interrupt Pending | |
| 0x4900 206C | IPRH | Interrupt Pending High | |
| 0x4900 2070 | ICR | Interrupt Clear | |
| 0x4900 2074 | ICRH | Interrupt Clear High | |
| 0x4900 2078 | IEVAL | Interrupt Evaluate | |
| 0x4900 2080 | QER | QDMA Event | |
| 0x4900 2084 | QEER | QDMA Event Enable | |
| 0x4900 2088 | QEECR | QDMA Event Enable Clear | |
| 0x4900 208C | QEESR | QDMA Event Enable Set | |
| 0x4900 2090 | QSER | QDMA Secondary Event | |
| 0x4900 2094 | QSECR | QDMA Secondary Event Clear | |
| 0x4900 2200 - 0x4900 2294 | - | Shadow Region 1 Channels | |
| 0x4900 2400 - 0x4900 2494 | - | Shadow Region 2 Channels | |
| | | | |
| 0x4900 2E00 - 0x4900 2E94 | - | Shadow Channels for MP Space 7 | |



Table 8-36. EDMA Transfer Controller (EDMA TPTC) Control Registers

| TPTC0 HEX ADDRESS | TPTC1 HEX ADDRESS | TPTC2 HEX ADDRESS | TPTC3 HEX ADDRESS | ACRONYM | REGISTER NAME |
|----------------------|----------------------|----------------------|----------------------|-----------|--|
| 0x4980 0000 | 0x4990 0000 | 0x49A0 0000 | 0x49B0 0000 | PID | Peripheral Identification |
| 0x4980 0004 | 0x4990 0004 | 0x49A0 0004 | 0x49B0 0004 | TCCFG | EDMA3TC Configuration |
| 0x4980 0100 | 0x4990 0100 | 0x49A0 0100 | 0x49B0 0100 | TCSTAT | EDMA3TC Channel Status |
| 0x4980 0120 | 0x4990 0120 | 0x49A0 0120 | 0x49B0 0120 | ERRSTAT | Error Status |
| 0x4980 0124 | 0x4990 0124 | 0x49A0 0124 | 0x49B0 0124 | ERREN | Error Enable |
| 0x4980 0128 | 0x4990 0128 | 0x49A0 0128 | 0x49B0 0128 | ERRCLR | Error Clear |
| 0x4980 012C | 0x4990 012C | 0x49A0 012C | 0x49B0 012C | ERRDET | Error Details |
| 0x4980 0130 | 0x4990 0130 | 0x49A0 0130 | 0x49B0 0130 | ERRCMD | Error Interrupt Command |
| 0x4980 0140 | 0x4990 0140 | 0x49A0 0140 | 0x49B0 0140 | RDRATE | Read Rate Register |
| 0x4980 0240 | 0x4990 0240 | 0x49A0 0240 | 0x49B0 0240 | SAOPT | Source Active Options |
| 0x4980 0244 | 0x4990 0244 | 0x49A0 0244 | 0x49B0 0244 | SASRC | Source Active Source Address |
| 0x4980 0248 | 0x4990 0248 | 0x49A0 0248 | 0x49B0 0248 | SACNT | Source Active Count |
| 0x4980 024C | 0x4990 024C | 0x49A0 024C | 0x49B0 024C | SADST | Source Active Destination Address |
| 0x4980 0250 | 0x4990 0250 | 0x49A0 0250 | 0x49B0 0250 | SABIDX | Source Active Source B-Index |
| 0x4980 0254 | 0x4990 0254 | 0x49A0 0254 | 0x49B0 0254 | SAMPPRXY | Source Active Memory Protection Proxy |
| 0x4980 0258 | 0x4990 0258 | 0x49A0 0258 | 0x49B0 0258 | SACNTRLD | Source Active Count Reload |
| 0x4980 025C | 0x4990 025C | 0x49A0 025C | 0x49B0 025C | SASRCBREF | Source Active Source Address B-Reference |
| 0x4980 0260 | 0x4990 0260 | 0x49A0 0260 | 0x49B0 0260 | SADSTBREF | Source Active Destination Address B-Reference |
| 0x4980 0280 | 0x4990 0280 | 0x49A0 0280 | 0x49B0 0280 | DFCNTRLD | Destination FIFO Set Count Reload |
| 0x4980 0284 | 0x4990 0284 | 0x49A0 0284 | 0x49B0 0284 | DFSRCBREF | Destination FIFO Set Destination Address B Reference |
| 0x4980 0288 | 0x4990 0288 | 0x49A0 0288 | 0x49B0 0288 | DFDSTBREF | Destination FIFO Set Destination Address B Reference |
| 0x4980 0300 | 0x4990 0300 | 0x49A0 0300 | 0x49B0 0300 | DFOPT0 | Destination FIFO Options 0 |
| 0x4980 0304 | 0x4990 0304 | 0x49A0 0304 | 0x49B0 0304 | DFSRC0 | Destination FIFO Source Address 0 |
| 0x4980 0308 | 0x4990 0308 | 0x49A0 0308 | 0x49B0 0308 | DFCNT0 | Destination FIFO Count 0 |
| 0x4980 030C | 0x4990 030C | 0x49A0 030C | 0x49B0 030C | DFDST0 | Destination FIFO Destination Address 0 |
| 0x4980 0310 | 0x4990 0310 | 0x49A0 0310 | 0x49B0 0310 | DFBIDX0 | Destination FIFO BIDX 0 |
| 0x4980 0314 | 0x4990 0314 | 0x49A0 0314 | 0x49B0 0314 | DFMPPRXY0 | Destination FIFO Memory Protection Proxy 0 |
| 0x4980 0340 | 0x4990 0340 | 0x49A0 0340 | 0x49B0 0340 | DFOPT1 | Destination FIFO Options 1 |
| 0x4980 0344 | 0x4990 0344 | 0x49A0 0344 | 0x49B0 0344 | DFSRC1 | Destination FIFO Source Address 1 |
| 0x4980 0348 | 0x4990 0348 | 0x49A0 0348 | 0x49B0 0348 | DFCNT1 | Destination FIFO Count 1 |
| 0x4980 034C | 0x4990 034C | 0x49A0 034C | 0x49B0 034C | DFDST1 | Destination FIFO Destination Address 1 |
| 0x4980 0350 | 0x4990 0350 | 0x49A0 0350 | 0x49B0 0350 | DFBIDX1 | Destination FIFO BIDX 1 |
| 0x4980 0354 | 0x4990 0354 | 0x49A0 0354 | 0x49B0 0354 | DFMPPRXY1 | Destination FIFO Memory Protection Proxy 1 |
| 0x4980 0380 | 0x4990 0380 | 0x49A0 0380 | 0x49B0 0380 | DFOPT2 | Destination FIFO Options 2 |
| 0x4980 0384 | 0x4990 0384 | 0x49A0 0384 | 0x49B0 0384 | DFSRC2 | Destination FIFO Source Address 2 |
| 0x4980 0388 | 0x4990 0388 | 0x49A0 0388 | 0x49B0 0388 | DFCNT2 | Destination FIFO Count 2 |



Table 8-36. EDMA Transfer Controller (EDMA TPTC) Control Registers (continued)

| TPTC0 HEX ADDRESS | TPTC1 HEX ADDRESS | TPTC2 HEX ADDRESS | TPTC3 HEX ADDRESS | ACRONYM | REGISTER NAME |
|----------------------|----------------------|----------------------|----------------------|-----------|---|
| 0x4980 038C | 0x4990 038C | 0x49A0 038C | 0x49B0 038C | DFDST2 | Destination FIFO Destination Address 2 |
| 0x4980 0390 | 0x4990 0390 | 0x49A0 0390 | 0x49B0 0390 | DFBIDX2 | Destination FIFO BIDX 2 |
| 0x4980 0394 | 0x4990 0394 | 0x49A0 0394 | 0x49B0 0394 | DFMPPRXY2 | Destination FIFO Memory Protection Proxy 2 |
| 0x4980 03C0 | 0x4990 03C0 | 0x49A0 03C0 | 0x49B0 03C0 | DFOPT3 | Destination FIFO Options 3 |
| 0x4980 03C4 | 0x4990 03C4 | 0x49A0 03C4 | 0x49B0 03C4 | DFSRC3 | Destination FIFO Source Address 3 |
| 0x4980 03C8 | 0x4990 03C8 | 0x49A0 03C8 | 0x49B0 03C8 | DFCNT3 | Destination FIFO Count 3 |
| 0x4980 03CC | 0x4990 03CC | 0x49A0 03CC | 0x49B0 03CC | DFDST3 | Destination FIFO Destination Address 3 |
| 0x4980 03D0 | 0x4990 03D0 | 0x49A0 03D0 | 0x49B0 03D0 | DFBIDX3 | Destination FIFO BIDX 3 |
| 0x4980 03D4 | 0x4990 03D4 | 0x49A0 03D4 | 0x49B0 03D4 | DFMPPRXY3 | Destination FIFO Memory Protection Proxy 3 |



8.6 Ethernet Media Access Controller (EMAC)

The device includes two Ethernet Media Access Controller (EMAC) modules which provide an efficient interface between the device and the networked community. The EMAC supports 10Base-T (10 Mbits/second [Mbps]) and 100Base-TX (100 Mbps) in either half- or full-duplex mode, and 1000Base-T (1000 Mbps) in full-duplex mode, with hardware flow control and quality-of-service (QOS) support. The EMAC controls the flow of packet data from the device to an external PHY. A single MDIO interface is pinned out to control the PHY configuration and status monitoring. Multiple external PHYs can be controlled by the MDIO interface.

The EMAC module conforms to the IEEE 802.3-2002 standard, describing the *Carrier Sense Multiple Access with Collision Detection (CSMA/CD) Access Method and Physical Layer* specifications. The IEEE 802.3 standard has also been adopted by ISO/IEC and re-designated as ISO/IEC 8802-3:2000(E). Deviating from this standard, the EMAC module does not use the transmit coding error signal, MTXER. Instead of driving the error pin when an underflow condition occurs on a transmitted frame, the EMAC intentionally generates an incorrect checksum by inverting the frame CRC so that the transmitted frame is detected as an error by the network. In addition, the EMAC I/Os operate at 3.3 V and are not compatible with 2.5-V I/O signaling; therefore, only Ethernet PHYs with 3.3-V I/O interface should be used. The EMAC module incorporates 8K bytes of internal RAM to hold EMAC buffer descriptors and contains the necessary components to enable the EMAC to make efficient use of device memory and control device interrupts.

The EMAC module on the device supports two interface modes: Media Independent Interface (MII) and Gigabit Media Independent Interface (GMII). The MII and GMII interface modes are defined in the IEEE 802.3-2002 standard. The EMAC uses the same pins for the MII and GMII modes of operation. Only one mode can be used at a time.

The MII and GMII modes-of-operation pins are as follows:

- MII: EMAC[1:0]_TXCLK, EMAC[1:0]_RXCLK, EMAC[1:0]_TXD[3:0], EMAC[1:0]_RXD[3:0], EMAC[1:0]_TXEN, EMAC[1:0]_RXDV, EMAC[1:0]_RXER, EMAC[1:0]_COL, EMAC[1:0]_CRS, MDIO_MCLK, and MDIO_MDIO.
- GMII: EMAC[1:0]_GMTCLK, EMAC[1:0]_TXCLK, EMAC[1:0]_RXCLK, EMAC[1:0]_TXD[7:0], EMAC[1:0]_RXD[7:0], EMAC[1:0]_TXEN, EMAC[1:0]_RXDV, EMAC[1:0]_RXER, EMAC[1:0]_COL, EMAC[1:0]_CRS, MDIO_MCLK, and MDIO_MDIO.

For more detailed information on the EMAC module, see the EMAC/MDIO chapter in the TMS320C6A816x C6000 DSP+ARM Processors Technical Reference Manual (literature number SPRUGX9).

8.6.1 EMAC Peripheral Register Descriptions

Table 8-37. EMAC Control Registers

| EMACO HEX ADDRESS | EMAC1 HEX ADDRESS | ACRONYM | REGISTER NAME |
|-------------------|-------------------|-----------------|--------------------------------------|
| 0x4A10 0000 | 0x4A12 0000 | TXIDVER | Transmit Identification and Version |
| 0x4A10 0004 | 0x4A12 0004 | TXCONTROL | Transmit Control |
| 0x4A10 0008 | 0x4A12 0008 | TXTEARDOWN | Transmit Teardown |
| 0x4A10 0010 | 0x4A12 0010 | RXIDVER | Receive Identification and Version |
| 0x4A10 0014 | 0x4A12 0014 | RXCONTROL | Receive Control |
| 0x4A10 0018 | 0x4A12 0018 | RXTEARDOWN | Receive Teardown |
| 0x4A10 0080 | 0x4A12 0080 | TXINTSTATRAW | Transmit Interrupt Status (Unmasked) |
| 0x4A10 0084 | 0x4A12 0084 | TXINTSTATMASKED | Transmit Interrupt Status (Masked) |
| 0x4A10 0088 | 0x4A12 0088 | TXINTMASKSET | Transmit Interrupt Mask Set |
| 0x4A10 008C | 0x4A12 008C | TXINTMASKCLEAR | Transmit Interrupt Clear |
| 0x4A10 0090 | 0x4A12 0090 | MACINVECTOR | MAC Input Vector |
| 0x4A10 0094 | 0x4A12 0094 | MACEOIVECTOR | MAC End of Interrupt Vector |



Table 8-37. EMAC Control Registers (continued)

| EMACO HEX ADDRESS | EMAC1 HEX ADDRESS | ACRONYM | REGISTER NAME |
|-------------------|-------------------|-------------------|--|
| 0x4A10 00A0 | 0x4A12 00A0 | RXINTSTATRAW | Receive Interrupt Status (Unmasked) |
| 0x4A10 00A0 | 0x4A12 00A0 | RXINTSTATRAW | Receive Interrupt Status (Masked) |
| | | | . , |
| 0x4A10 00A8 | 0x4A12 00A8 | RXINTMASKSET | Receive Interrupt Mask Set |
| 0x4A10 00AC | 0x4A12 00AC | RXINTMASKCLEAR | Receive Interrupt Mask Clear |
| 0x4A10 00B0 | 0x4A12 00B0 | MACINTSTATRAW | MAC Interrupt Status (Unmasked) |
| 0x4A10 00B4 | 0x4A12 00B4 | MACINTSTATMASKED | MAC Interrupt Status (Masked) |
| 0x4A10 00B8 | 0x4A12 00B8 | MACINTMASKSET | MAC Interrupt Mask Set |
| 0x4A10 00BC | 0x4A12 00BC | MACINTMASKCLEAR | MAC Interrupt Mask Clear |
| 0x4A10 0100 | 0x4A12 0100 | RXMBPENABLE | Receive Multicast/Broadcast/Promiscuous Channel Enable |
| 0x4A10 0104 | 0x4A12 0104 | RXUNICASTSET | Receive Unicast Enable Set |
| 0x4A10 0108 | 0x4A12 0108 | RXUNICASTCLEAR | Receive Unicast Clear |
| 0x4A10 010C | 0x4A12 010C | RXMAXLEN | Receive Maximum Length |
| 0x4A10 0110 | 0x4A12 0110 | RXBUFFEROFFSET | Receive Buffer Offset |
| 0x4A10 0114 | 0x4A12 0114 | RXFILTERLOWTHRESH | Receive Filter Low Priority Frame Threshold |
| 0x4A10 0120 | 0x4A12 0120 | RX0FLOWTHRESH | Receive Channel 0 Flow Control Threshold |
| 0x4A10 0124 | 0x4A12 0124 | RX1FLOWTHRESH | Receive Channel 1 Flow Control Threshold |
| 0x4A10 0128 | 0x4A12 0128 | RX2FLOWTHRESH | Receive Channel 2 Flow Control Threshold |
| 0x4A10 012C | 0x4A12 012C | RX3FLOWTHRESH | Receive Channel 3 Flow Control Threshold |
| 0x4A10 0130 | 0x4A12 0130 | RX4FLOWTHRESH | Receive Channel 4 Flow Control Threshold |
| 0x4A10 0134 | 0x4A12 0134 | RX5FLOWTHRESH | Receive Channel 5 Flow Control Threshold |
| 0x4A10 0138 | 0x4A12 0138 | RX6FLOWTHRESH | Receive Channel 6 Flow Control Threshold |
| 0x4A10 013C | 0x4A12 013C | RX7FLOWTHRESH | Receive Channel 7 Flow Control Threshold |
| 0x4A10 0140 | 0x4A12 0140 | RX0FREEBUFFER | Receive Channel 0 Free Buffer Count |
| 0x4A10 0144 | 0x4A12 0144 | RX1FREEBUFFER | Receive Channel 1 Free Buffer Count |
| 0x4A10 0148 | 0x4A12 0148 | RX2FREEBUFFER | Receive Channel 2 Free Buffer Count |
| 0x4A10 014C | 0x4A12 014C | RX3FREEBUFFER | Receive Channel 3 Free Buffer Count |
| 0x4A10 0150 | 0x4A12 0150 | RX4FREEBUFFER | Receive Channel 4 Free Buffer Count |
| 0x4A10 0154 | 0x4A12 0154 | RX5FREEBUFFER | Receive Channel 5 Free Buffer Count |
| 0x4A10 0158 | 0x4A12 0158 | RX6FREEBUFFER | Receive Channel 6 Free Buffer Count |
| 0x4A10 015C | 0x4A12 015C | RX7FREEBUFFER | Receive Channel 7 Free Buffer Count |
| 0x4A10 0160 | 0x4A12 0160 | MACCONTROL | MAC Control |
| 0x4A10 0164 | 0x4A12 0164 | MACSTATUS | MAC Status |
| 0x4A10 0168 | 0x4A12 0168 | EMCONTROL | Emulation Control |
| 0x4A10 016C | 0x4A12 016C | FIFOCONTROL | FIFO Control |
| 0x4A10 0170 | 0x4A12 0170 | MACCONFIG | MAC Configuration |
| 0x4A10 0174 | 0x4A12 0174 | SOFTRESET | Soft Reset |
| 0x4A10 01D0 | 0x4A12 01D0 | MACSRCADDRLO | MAC Source Address Low Bytes |
| 0x4A10 01D4 | 0x4A12 01D4 | MACSRCADDRHI | MAC Source Address High Bytes |
| 0x4A10 01D8 | 0x4A12 01D8 | MACHASH1 | MAC Hash Address 1 |
| 0x4A10 01DC | 0x4A12 01DC | MACHASH2 | MAC Hash Address 2 |
| | İ | 1 | |

216



Table 8-37. EMAC Control Registers (continued)

| EMACO HEX ADDRESS | EMAC1 HEX ADDRESS | ACRONYM | REGISTER NAME |
|---------------------------|---------------------------|------------------|--|
| 0x4A10 01E0 | 0x4A12 01E0 | BOFFTEST | Back Off Test |
| 0x4A10 01E4 | 0x4A12 01E4 | TPACETEST | Transmit Pacing Algorithm Test |
| 0x4A10 01E8 | 0x4A12 01E8 | RXPAUSE | Receive Pause Timer |
| 0x4A10 01EC | 0x4A12 01EC | TXPAUSE | Transmit Pause Timer |
| 0x4A10 0200 - 0x4A10 02FC | 0x4A12 0200 - 0x4A12 02FC | (see Table 8-38) | EMAC Network Statistics Registers |
| 0x4A10 0500 | 0x4A12 0500 | MACADDRLO | MAC Address Low Bytes, Used in Receive Address Matching |
| 0x4A10 0504 | 0x4A12 0504 | MACADDRHI | MAC Address High Bytes, Used in Receive Address Matching |
| 0x4A10 0508 | 0x4A12 0508 | MACINDEX | MAC Index |
| 0x4A10 0600 | 0x4A12 0600 | TX0HDP | Transmit Channel 0 DMA Head Descriptor Pointer |
| 0x4A10 0604 | 0x4A12 0604 | TX1HDP | Transmit Channel 1 DMA Head Descriptor Pointer |
| 0x4A10 0608 | 0x4A12 0608 | TX2HDP | Transmit Channel 2 DMA Head Descriptor Pointer |
| 0x4A10 060C | 0x4A12 060C | TX3HDP | Transmit Channel 3 DMA Head Descriptor Pointer |
| 0x4A10 0610 | 0x4A12 0610 | TX4HDP | Transmit Channel 4 DMA Head Descriptor Pointer |
| 0x4A10 0614 | 0x4A12 0614 | TX5HDP | Transmit Channel 5 DMA Head Descriptor Pointer |
| 0x4A10 0618 | 0x4A12 0618 | TX6HDP | Transmit Channel 6 DMA Head Descriptor Pointer |
| 0x4A10 061C | 0x4A12 061C | TX7HDP | Transmit Channel 7 DMA Head Descriptor Pointer |
| 0x4A10 0620 | 0x4A12 0620 | RX0HDP | Receive Channel 0 DMA Head Descriptor Pointer |
| 0x4A10 0624 | 0x4A12 0624 | RX1HDP | Receive Channel 1 DMA Head Descriptor Pointer |
| 0x4A10 0628 | 0x4A12 0628 | RX2HDP | Receive Channel 2 DMA Head Descriptor Pointer |
| 0x4A10 062C | 0x4A12 062C | RX3HDP | Receive Channel 3 DMA Head Descriptor Pointer |
| 0x4A10 0630 | 0x4A12 0630 | RX4HDP | Receive Channel 4 DMA Head Descriptor Pointer |
| 0x4A10 0634 | 0x4A12 0634 | RX5HDP | Receive Channel 5 DMA Head Descriptor Pointer |
| 0x4A10 0638 | 0x4A12 0638 | RX6HDP | Receive Channel 6 DMA Head Descriptor Pointer |
| 0x4A10 063C | 0x4A12 063C | RX7HDP | Receive Channel 7 DMA Head Descriptor Pointer |
| 0x4A10 0640 | 0x4A12 0640 | TX0CP | Transmit Channel 0 Completion Pointer |
| 0x4A10 0644 | 0x4A12 0644 | TX1CP | Transmit Channel 1 Completion Pointer |
| 0x4A10 0648 | 0x4A12 0648 | TX2CP | Transmit Channel 2 Completion Pointer |
| 0x4A10 064C | 0x4A12 064C | TX3CP | Transmit Channel 3 Completion Pointer |
| 0x4A10 0650 | 0x4A12 0650 | TX4CP | Transmit Channel 4 Completion Pointer |
| 0x4A10 0654 | 0x4A12 0654 | TX5CP | Transmit Channel 5 Completion Pointer |



Table 8-37. EMAC Control Registers (continued)

| EMAC0 HEX ADDRESS | EMAC1 HEX ADDRESS | ACRONYM | REGISTER NAME |
|-------------------|-------------------|--------------------------------------|---------------------------------------|
| 0x4A10 0658 | 0x4A12 0658 | TX6CP | Transmit Channel 6 Completion Pointer |
| 0x4A10 065C | 0x4A12 065C | TX7CP | Transmit Channel 7 Completion Pointer |
| 0x4A10 0660 | 0x4A12 0660 | RX0CP | Receive Channel 0 Completion Pointer |
| 0x4A10 0664 | 0x4A12 0664 | RX1CP | Receive Channel 1 Completion Pointer |
| 0x4A10 0668 | 0x4A12 0668 | RX2CP | Receive Channel 2 Completion Pointer |
| 0x4A10 066C | 0x4A12 066C | RX3CP | Receive Channel 3 Completion Pointer |
| 0x4A10 0670 | 0x4A12 0670 | RX4CP | Receive Channel 4 Completion Pointer |
| 0x4A10 0674 | 0x4A12 0674 | RX5CP | Receive Channel 5 Completion Pointer |
| 0x4A10 0678 | 0x4A12 0678 | RX6CP Receive Channel 6 Completion F | |
| 0x4A10 067C | 0x4A12 067C | RX7CP | Receive Channel 7 Completion Pointer |

Table 8-38. EMAC Network Statistics Registers

| EMACO HEX ADDRESS | EMAC1 HEX ADDRESS | ACRONYM | REGISTER NAME |
|-------------------|-------------------|-------------------|--|
| 0x4A10 0200 | 0x4A12 0200 | RXGOODFRAMES | Good Receive Frames |
| 0x4A10 0204 | 0x4A12 0204 | RXBCASTFRAMES | Broadcast Receive Frames |
| 0x4A10 0208 | 0x4A12 0208 | RXMCASTFRAMES | Multicast Receive Frames |
| 0x4A10 020C | 0x4A12 020C | RXPAUSEFRAMES | Pause Receive Frames |
| 0x4A10 0210 | 0x4A12 0210 | RXCRCERRORS | Receive CRC Errors |
| 0x4A10 0214 | 0x4A12 0214 | RXALIGNCODEERRORS | Receive Alignment/Code Errors |
| 0x4A10 0218 | 0x4A12 0218 | RXOVERSIZED | Receive Oversized Frames |
| 0x4A10 021C | 0x4A12 021C | RXJABBER | Receive Jabber Frames |
| 0x4A10 0220 | 0x4A12 0220 | RXUNDERSIZED | Receive Undersized Frames |
| 0x4A10 0224 | 0x4A12 0224 | RXFRAGMENTS | Receive Frame Fragments |
| 0x4A10 0228 | 0x4A12 0228 | RXFILTERED | Filtered Receive Frames |
| 0x4A10 022C | 0x4A12 022C | RXQOSFILTERED | Receive QOS Filtered Frames |
| 0x4A10 0230 | 0x4A12 0230 | RXOCTETS | Receive Octet Frames |
| 0x4A10 0234 | 0x4A12 0234 | TXGOODFRAMES | Good Transmit Frames |
| 0x4A10 0238 | 0x4A12 0238 | TXBCASTFRAMES | Broadcast Transmit Frames |
| 0x4A10 023C | 0x4A12 023C | TXMCASTFRAMES | Multicast Transmit Frames |
| 0x4A10 0240 | 0x4A12 0240 | TXPAUSEFRAMES | Pause Transmit Frames |
| 0x4A10 0244 | 0x4A12 0244 | TXDEFERRED | Deferred Transmit Frames |
| 0x4A10 0248 | 0x4A12 0248 | TXCOLLISION | Transmit Collision Frames |
| 0x4A10 024C | 0x4A12 024C | TXSINGLECOLL | Transmit Single Collision Frames |
| 0x4A10 0250 | 0x4A12 0250 | TXMULTICOLL | Transmit Multiple Collision Frames |
| 0x4A10 0254 | 0x4A12 0254 | TXEXCESSIVECOLL | Transmit Excessive Collision Frames |
| 0x4A10 0258 | 0x4A12 0258 | TXLATECOLL | Transmit Late Collision Frames |
| 0x4A10 025C | 0x4A12 025C | TXUNDERRUN | Transmit Underrun Error |
| 0x4A10 0260 | 0x4A12 0260 | TXCARRIERSENSE | Transmit Carrier Sense Errors |
| 0x4A10 0264 | 0x4A12 0264 | TXOCTETS | Transmit Octet Frames |
| 0x4A10 0268 | 0x4A12 0268 | FRAME64 | Transmit and Receive 64 Octet Frames |
| 0x4A10 026C | 0x4A12 026C | FRAME65T127 | Transmit and Receive 65 to 127 Octet Frames |
| 0x4A10 0270 | 0x4A12 0270 | FRAME128T255 | Transmit and Receive 128 to 255 Octet Frames |
| 0x4A10 0274 | 0x4A12 0274 | FRAME256T511 | Transmit and Receive 256 to 511 Octet Frames |
| 0x4A10 0278 | 0x4A12 0278 | FRAME512T1023 | Transmit and Receive 512 to 1023 Octet Frames |
| 0x4A10 027C | 0x4A12 027C | FRAME1024TUP | Transmit and Receive 1024 to RXMAXLEN Octet Frames |



Table 8-38. EMAC Network Statistics Registers (continued)

| EMACO HEX ADDRESS | EMAC1 HEX ADDRESS | ACRONYM | REGISTER NAME |
|-------------------|-------------------|---------------|--|
| 0x4A10 0280 | 0x4A12 0280 | NETOCTETS | Network Octet Frames |
| 0x4A10 0284 | 0x4A12 0284 | RXSOFOVERRUNS | Receive FIFO or DMA Start of Frame Overruns |
| 0x4A10 0288 | 0x4A12 0288 | RXMOFOVERRUNS | Receive FIFO or DMA Middle of Frame Overruns |
| 0x4A10 028C | 0x4A12 028C | RXDMAOVERRUNS | Receive DMA Overruns |

Table 8-39. EMAC Control Module Registers

| EMACO HEX ADDRESS | EMAC1 HEX ADDRESS | ACRONYM | REGISTER NAME |
|-------------------|-------------------|-------------------|-------------------------------------|
| 0x4A10 0900 | 0x4A12 0900 | CMIDVER | Identification and Version |
| 0x4A10 0904 | 0x4A12 0904 | CMSOFTRESET | Software Reset |
| 0x4A10 0908 | 0x4A12 0908 | CMEMCONTROL | Emulation Control |
| 0x4A10 090C | 0x4A12 090C | CMINTCTRL | Interrupt Control |
| 0x4A10 0910 | 0x4A12 0910 | CMRXTHRESHINTEN | Receive Threshold Interrupt Enable |
| 0x4A10 0914 | 0x4A12 0914 | CMRXINTEN | Receive Interrupt Enable |
| 0x4A10 0918 | 0x4A12 0918 | CMTXINTEN | Transmit Interrupt Enable |
| 0x4A10 091C | 0x4A12 091C | CMMISCINTEN | Miscellaneous Interrupt Enable |
| 0x4A10 0940 | 0x4A12 0940 | CMRXTHRESHINTSTAT | Receive Threshold Interrupt Status |
| 0x4A10 0944 | 0x4A12 0944 | CMRXINTSTAT | Receive Interrupt Status |
| 0x4A10 0948 | 0x4A12 0948 | CMTXINTSTAT | Transmit Interrupt Status |
| 0x4A10 094C | 0x4A12 094C | CMMISCINTSTAT | Miscellaneous Interrupt Status |
| 0x4A10 0970 | 0x4A12 0970 | CMRXINTMAX | Receive Interrupts Per Millisecond |
| 0x4A10 0974 | 0x4A12 0974 | CMTXINTMAX | Transmit Interrupts Per Millisecond |

Table 8-40. EMAC Descriptor Memory RAM

| EMACO HEX ADDRESS | EMAC1 HEX ADDRESS | DESCRIPTION |
|---------------------------|---------------------------|---------------------------------------|
| 0x4A10 2000 - 0x4A10 3FFF | 0x4A12 2000 - 0x4A12 3FFF | EMAC Control Module Descriptor Memory |



8.6.2 EMAC Electrical Data/Timing

Table 8-41. Timing Requirements for EMAC[1:0]_RXCLK - [G]MII Operation

(see Figure 8-43)

| NO. | | | 1000 Mbps (1 Gbps) (GMII Only) | | 100 Mbps | | 10 Mbps | | UNIT | |
|-----|------------------------|--|-----------------------------------|-----|----------|-----|---------|-----|------|--|
| | | | MIN | MAX | MIN | MAX | MIN | MAX | | |
| 1 | t _{c(RXCLK)} | Cycle time, EMAC[1:0]_RXCLK | 8 | | 40 | | 400 | | ns | |
| 2 | t _{w(RXCLKH)} | Pulse duration, EMAC1:0]_RXCLK high | 2.8 | | 14 | | 140 | | ns | |
| 3 | t _{w(RXCLKL)} | Pulse duration, EMAC[1:0]_RXCLK low | 2.8 | | 14 | | 140 | | ns | |
| 4 | t _{t(RXCLK)} | Transition time, EMAC[1:0]_RXCLK | | 1 | | 3 | | 3 | ns | |




Figure 8-43. EMAC[1:0]_RXCLK Timing

Table 8-42. Timing Requirements for EMAC[1:0]_TXCLK - [G]MII Operation

(see Figure 8-44)

| NO. | | | | 1000 Mbps (1 Gbps) (GMII Only) | | 100 Mbps | | 10 Mbps | | |
|-----|------------------------|---|-----|-----------------------------------|-----|----------|-----|---------|----|--|
| | | | MIN | MAX | MIN | MAX | MIN | MAX | | |
| 1 | t _{c(TXCLK)} | Cycle time, EMAC[1:0]_TXCLK | 8 | | 40 | | 400 | | ns | |
| 2 | t _{w(TXCLKH)} | Pulse duration, EMAC[1:0]_TXCLK high | 2.8 | | 14 | | 140 | | ns | |
| 3 | t _{w(TXCLKL)} | Pulse duration, EMAC[1:0]_TXCLK low | 2.8 | | 14 | | 140 | | ns | |
| 4 | t _{t(TXCLK)} | Transition time, EMAC[1:0]_TXCLK | | 1 | | 3 | | 3 | ns | |




Figure 8-44. EMAC[1:0]_TXCLK Timing



Table 8-43. Timing Requirements for EMAC [G]MII Receive 10/100/1000 Mbit/s

(see Figure 8-45)

| NO. | | | 1000 Mb Gbps | | 100/10 M | bps | UNIT |
|-----|-----------------------------|---|-----------------|-----|----------|-----|------|
| | | | MIN | MAX | MIN | MAX | |
| | t _{su(RXD-RXCLK)} | | 2 | | 8 | | ns |
| 1 | t _{su(RXDV-RXCLK)} | Setup time, receive selected signals valid before EMAC[1:0]_RXCLK | | | | | |
| | t _{su(RXER-RXCLK)} | - 1 - 1 | | | | | |
| | t _{h(RXCLK-RXD)} | Held for a service and a to deliver to the service of the service | | | | | |
| 2 | t _{h(RXCLK-RXDV)} | Hold time, receive selected signals valid after EMAC[1:0]_RXCLK | 0 | | 8 | | ns |
| | t _{h(RXCLK-RXER)} | | | | | | |




Figure 8-45. EMAC Receive Timing

Table 8-44. Switching Characteristics Over Recommended Operating Conditions for EMAC [G]MII
Transmit 10/100 Mbits/s

(see Figure 8-46)

| NO. | | DADAMETED | 100/10 Mb | ps | UNIT |
|-----|----------------------------|---|-----------|-----|------|
| NO. | NO. PARAMETER | | MIN | MAX | UNII |
| 1 | t _{d(TXCLK-TXD)} | Delay time, EMAC[1:0]_TXCLK to transmit selected signals valid | 5 | 25 | ns |
| | t _{d(TXCLK-TXEN)} | bolay amo, Emilo [1.0]_17.0 Ert to danomic solottod signals valid | Ü | 20 | .10 |

Table 8-45. Switching Characteristics Over Recommended Operating Conditions for EMAC [G]MII Transmit 1000 Mbits/s

(see Figure 8-46)

| | | 1000 Mbps (1 | | | |
|----|-----------------------------|---|-----|-----|------|
| NO | . PARAMETER | | MIN | MAX | UNIT |
| 1 | t _d (GMTCLK-TXD) | Delay time, EMAC[1:0]_GMTCLK to transmit selected signals valid | 0.5 | 5 | ns |




Figure 8-46. EMAC Transmit Timing



8.6.3 Management Data Input/Output (MDIO)

The Management Data Input/Output (MDIO) module continuously polls all 32 MDIO addresses in order to enumerate all PHY devices in the system.

The MDIO module implements the 802.3 serial management interface to interrogate and control Ethernet PHY(s) using a shared two-wire bus. Host software uses the MDIO module to configure the autonegotiation parameters of each PHY attached to the EMAC, retrieve the negotiation results, and configure required parameters in the EMAC module for correct operation. The module is designed to allow almost transparent operation of the MDIO interface, with very little maintenance from the core processor. A single MDIO interface is pinned out to control the PHY configuration and status monitoring. Multiple external PHYs can be controlled by the MDIO interface.

For more detailed information on the MDIO peripheral, see the EMAC/MDIO chapter in the TMS320C6A816x C6000 DSP+ARM Processors Technical Reference Manual (literature number SPRUGX9).

8.6.3.1 MDIO Peripheral Register Descriptions

Table 8-46. MDIO Registers

| HEX ADDRESS | ACRONYM | REGISTER NAME |
|---------------------------|------------------|---|
| 0x4A10 0800 | VERSION | MDIO Version |
| 0x4A10 0804 | CONTROL | MDIO Control |
| 0x4A10 0808 | ALIVE | PHY Alive Status |
| 0x4A10 080C | LINK | PHY Link Status |
| 0x4A10 0810 | LINKINTRAW | MDIO Link Status Change Interrupt (Unmasked) |
| 0x4A10 0814 | LINKINTMASKED | MDIO Link Status Change Interrupt (Masked) |
| 0x4A10 0818 | - | Reserved |
| 0x4A10 081C | USERINTRAW | MDIO User Command Complete Interrupt (Unmasked) |
| 0x4A10 0820 | USERINTMASKED | MDIO User Command Complete Interrupt (Masked) |
| 0x4A10 0824 | USERINTMASKSET | MDIO User Command Complete Interrupt Mask Set |
| 0x4A10 0828 | USERINTMASKCLEAR | MDIO User Command Complete Interrupt Mask Clear |
| 0x4A10 082C | - | Reserved |
| 0x4A10 0830 - 0x4A10 087C | USERACCESS0 | MDIO User Access 0 |
| 0x4A10 0880 | USERPHYSEL0 | MDIO User PHY Select 0 |
| 0x4A10 0884 | USERACCESS1 | MDIO User Access 1 |
| 0x4A10 0888 | USERPHYSEL1 | MDIO User PHY Select 1 |

8.6.3.2 MDIO Electrical Data/Timing

Table 8-47. Timing Requirements for MDIO Input

(see Figure 8-47)

| ` | , | | | | |
|-----|-----------------------------|--|-----|-----|------|
| NO. | | | MIN | MAX | UNIT |
| 1 | t _{c(MCLK)} | Cycle time, MDIO_MCLK | 400 | | ns |
| | t _{w(MCLK)} | Pulse duration, MDIO_MCLK high or low | 180 | | ns |
| 4 | t _{su(MDIO-MCLKH)} | Setup time, MDIO_MDIO data input valid before MDIO_MCLK high | 20 | | ns |
| 5 | t _{h(MCLKH-MDIO)} | Hold time, MDIO_MDIO data input valid after MDIO_MCLK high | 0 | | ns |




Figure 8-47. MDIO Input Timing

Table 8-48. Switching Characteristics Over Recommended Operating Conditions for MDIO Output

(see Figure 8-48)

| NO | PARAMETER | MIN MAX | UNIT |
|----|---|-----------|------|
| 7 | t _{d(MCLKL-MDIO)} Delay time, MDIO_MCLK low to MDIO_MDIO data output | valid 100 | ns |




Figure 8-48. MDIO Output Timing



8.7 General-Purpose Input/Output (GPIO)

The GPIO peripheral provides general-purpose pins that can be configured as either inputs or outputs. When configured as an output, a write to an internal register controls the state driven on the output pin. When configured as an input, the state of the input is detectable by reading the state of an internal register. In addition, the GPIO peripheral can produce CPU interrupts in different interrupt generation modes. The GPIO peripheral provides generic connections to external devices.

The device contains two GPIO modules and each GPIO module is made up of 32 identical channels.

The device GPIO peripheral supports the following:

- Up to 64 3.3-V GPIO pins, GP0[31:0] and GP1[31:0] (the exact number available varies as a function of the device configuration). Each channel can be configured to be used in the following applications:
 - Data input/output
 - Keyboard interface with a de-bouncing cell
 - Synchronous interrupt generation (in active mode) upon the detection of external events (signal transition(s) and/or signal level(s)).
- Synchronous interrupt requests from each channel are processed by two identical interrupt generation sub-modules to be used independently by the ARM or DSP. Interrupts can be triggered by rising and/or falling edge, specified for each interrupt-capable GPIO signal.
- Shared registers can be accessed through "Set & Clear" protocol. Software writes 1 to corresponding
 bit position(s) to set or to clear GPIO signal(s). This allows multiple software processes to toggle GPIO
 output signals without critical section protection (disable interrupts, program GPIO, re-enable interrupts,
 to prevent context switching to another process during GPIO programming).
- Separate input/output registers.
- Output register in addition to set/clear so that, if preferred by software, some GPIO output signals can be toggled by direct write to the output register(s).
- Output register, when read, reflects output drive status. This, in addition to the input register reflecting pin status and open-drain I/O cell, allows wired logic to be implemented.

For more detailed information on GPIOs, see the GPIO chapter in the *TMS320C6A816x C6000 DSP+ARM Processors Technical Reference Manual* (literature number <u>SPRUGX9</u>).

8.7.1 GPIO Peripheral Register Descriptions

Table 8-49. GPIO Registers

| GPIO0 HEX ADDRESS | GPIO1 HEX ADDRESS | ACRONYM | REGISTER NAME |
|-------------------|-------------------|----------------------|-------------------------------|
| 0x4803 2000 | 0x4804 C000 | GPIO_REVISION | GPIO Revision |
| 0x4803 2010 | 0x4804 C010 | GPIO_SYSCONFIG | System Configuration |
| 0x4803 2020 | 0x4804 C020 | GPIO_EOI | End of Interrupt |
| 0x4803 2024 | 0x4804 C024 | GPIO_IRQSTATUS_RAW_0 | Status Raw for Interrupt 1 |
| 0x4803 2028 | 0x4804 C028 | GPIO_IRQSTATUS_RAW_1 | Status Raw for Interrupt 2 |
| 0x4803 202C | 0x4804 C02C | GPIO_IRQSTATUS_0 | Status for Interrupt 1 |
| 0x4803 2030 | 0x4804 C030 | GPIO_IRQSTATUS_1 | Status for Interrupt 2 |
| 0x4803 2034 | 0x4804 C034 | GPIO_IRQSTATUS_SET_0 | Enable Set for Interrupt 1 |
| 0x4803 2038 | 0x4804 C038 | GPIO_IRQSTATUS_SET_1 | Enable Set for Interrupt 2 |
| 0x4803 203C | 0x4804 C03C | GPIO_IRQSTATUS_CLR_0 | Enable Clear for Interrupt 1 |
| 0x4803 2040 | 0x4804 C040 | GPIO_IRQSTATUS_CLR_1 | Enable Clear for Interrupt 2 |
| 0x4803 2044 | 0x4804 C044 | GPIO_IRQWAKEN_0 | Wakeup Enable for Interrupt 1 |
| 0x4803 2048 | 0x4804 C048 | GPIO_IRQWAKEN_1 | Wakeup Enable for Interrupt 2 |
| 0x4803 2114 | 0x4804 C114 | GPIO_SYSSTATUS | System Status |
| 0x4803 2130 | 0x4804 C130 | GPIO_CTRL | Module Control |
| 0x4803 2134 | 0x4804 C134 | GPIO_OE | Output Enable |

Peripheral Information and Timings

Copyright © 2010–2012, Texas Instruments Incorporated

224



Table 8-49. GPIO Registers (continued)

| GPIO0 HEX ADDRESS | GPIO1 HEX ADDRESS | ACRONYM | REGISTER NAME |
|-------------------|-------------------|---------------------|---------------------|
| 0x4803 2138 | 0x4804 C138 | GPIO_DATAIN | Data Input |
| 0x4803 213C | 0x4804 C13C | GPIO_DATAOUT | Data Output |
| 0x4803 2140 | 0x4804 C140 | GPIO_LEVELDETECT0 | Detect Low Level |
| 0x4803 2144 | 0x4804 C144 | GPIO_LEVELDETECT1 | Detect High Level |
| 0x4803 2148 | 0x4804 C148 | GPIO_RISINGDETECT | Detect Rising Edge |
| 0x4803 214C | 0x4804 C14C | GPIO_FALLINGDETECT | Detect Falling Edge |
| 0x4803 2150 | 0x4804 C150 | GPIO_DEBOUNCENABLE | Debouncing Enable |
| 0x4803 2154 | 0x4804 C154 | GPIO_DEBOUNCINGTIME | Debouncing Value |
| 0x4803 2190 | 0x4804 C190 | GPIO_CLEARDATAOUT | Clear Data Output |
| 0x4803 2194 | 0x4804 C194 | GPIO_SETDATAOUT | Set Data Output |



8.7.2 GPIO Electrical Data/Timing

Table 8-50. Timing Requirements for GPIO Inputs

(see Figure 8-49)

| NO. | | MIN MAX | UNIT |
|-----|---|--------------------|------|
| 1 | t _{w(GPIH)} Pulse duration, GP[x] input high | 12P ⁽¹⁾ | ns |
| 2 | t _{w(GPIL)} Pulse duration, GP[x] input low | 12P ⁽¹⁾ | ns |

⁽¹⁾ P = Module clock.

Table 8-51. Switching Characteristics Over Recommended Operating Conditions for GPIO Outputs

(see Figure 8-49)

| NO. | PARAMETER | MIN MAX | UNIT |
|-----|--|----------------------|------|
| 3 | t _{w(GPOH)} Pulse duration, GP[x] output high | 36P-8 ⁽¹⁾ | ns |
| 4 | t _{w(GPOL)} Pulse duration, GP[x] output low | 36P-8 ⁽¹⁾ | ns |

(1) P = Module clock.




Figure 8-49. GPIO Port Timing



8.8 General-Purpose Memory Controller (GPMC) and Error Locator Module (ELM)

The GPMC is a device memory controller used to provide a glueless interface to external memory devices such as NOR Flash, NAND Flash (with BCH and Hamming Error Code Detection for 8-bit or 16-bit NAND Flash), SRAM, and Pseudo-SRAM. It includes flexible asynchronous protocol control for interface to SRAM-like memories and custom logic (FPGA, CPLD, ASICs, etc.).

The first section of GPMC memory (0x0 - 0x00FF_FFFF) is reserved for BOOTROM. Accessible memory starts at location 0x0100 0000.

Other supported features include:

- 8-/16-bit wide multiplexed address/data bus
- Up to 6 chip selects with up to 256M-byte address space per chip select pin
- Non-multiplexed address/data mode
- Pre-fetch and write posting engine associated with system DMA to get full performance from NAND device with minimum impact on NOR/SRAM concurrent access.

The device also contains an Error Locator Module (ELM) which is used to extract error addresses from syndrome polynomials generated using a BCH algorithm. Each of these polynomials gives a status of the read operations for a 512 bytes block from a NAND flash and its associated BCH parity bits, plus optionally spare area information. The ELM has the following features:

- 4-bit, 8-bit, and 16-bit per 512-byte block error location based on BCH algorithms
- · Eight simultaneous processing contexts
- · Page-based and continuous modes
- Interrupt generation on error location process completion
 - When the full page has been processed in page mode
 - For each syndrome polynomial in continuous mode.

For more detailed information on the GPMC, see the GPMC chapter in the *TMS320C6A816x C6000 DSP+ARM Processors Technical Reference Manual* (literature number SPRUGX9).

8.8.1 GPMC and ELM Peripheral Register Descriptions

Table 8-52. GPMC Registers (1)(2)

| HEX ADDRESS | ACRONYM | REGISTER NAME |
|---------------------------------|------------------------------------|-------------------------------|
| 0x5000 0000 | GPMC_REVISION | GPIO Revision |
| 0x5000 0010 | GPMC_SYSCONFIG | System Configuration |
| 0x5000 0014 | GPMC_SYSSTATUS | System Status |
| 0x5000 0018 | GPMC_IRQSTATUS | Status for Interrupt |
| 0x5000 001C | GPMC_IRQENABLE | Interrupt Enable |
| 0x5000 0040 | GPMC_TIMEOUT_CONTROL | Timeout Counter Start Value |
| 0x5000 0044 | GPMC_ERR_ADDRESS | Error Address |
| 0x5000 0048 | GPMC_ERR_TYPE | Error Type |
| 0x5000 0050 | GPMC_CONFIG | GPMC Global Configuration |
| 0x5000 0054 | GPMC_STATUS | GPMC Global Status |
| 0x5000 0060 + (0x0000 0030 * i) | GPMC_CONFIG1_0 - GPMC_CONFIG1_5 | Parameter Configuration 1_0-5 |
| 0x5000 0064 + (0x0000 0030 * i) | GPMC_CONFIG2_0 - GPMC_CONFIG2_5 | Parameter Configuration 2_0-5 |
| 0x5000 0068 + (0x0000 0030 * i) | GPMC_CONFIG3_0 - GPMC_CONFIG3_5 | Parameter Configuration 3_0-5 |
| 0x5000 006C + (0x0000 0030 * i) | GPMC_CONFIG4_0 - GPMC_CONFIG4_5 | Parameter Configuration 4_0-5 |

⁽¹⁾ i = 0 to 5.

⁽²⁾ j = 0 to 8.



Table 8-52. GPMC Registers⁽¹⁾⁽²⁾ (continued)

| Table 0-02. Of the registers (continued) | | | | | |
|--|--|-------------------------------|--|--|--|
| HEX ADDRESS | ACRONYM | REGISTER NAME | | | |
| 0x5000 0070 + (0x0000 0030 * i) | GPMC_CONFIG5_0 - GPMC_CONFIG5_5 | Parameter Configuration 5_0-5 | | | |
| 0x5000 0074 + (0x0000 0030 * i) | GPMC_CONFIG6_0 - GPMC_CONFIG6_5 | Parameter Configuration 6_0-5 | | | |
| 0x5000 0078 + (0x0000 0030 * i) | GPMC_CONFIG7_0 - GPMC_CONFIG7_5 | Parameter Configuration 7_0-5 | | | |
| 0x5000 007C + (0x0000 0030 * i) | GPMC_NAND_COMMAND_0 - GPMC_NAND_COMMAND_5 | NAND Command 0-5 | | | |
| 0x5000 0080 + (0x0000 0030 * i) | GPMC_NAND_ADDRESS_0 - GPMC_NAND_ADDRESS_5 | NAND Address 0-5 | | | |
| 0x5000 0084 + (0x0000 0030 * i) | GPMC_NAND_DATA_0 - GPMC_NAND_DATA_5 | NAND Data 0-5 | | | |
| 0x5000 01E0 | GPMC_PREFETCH_CONFIG1 | Prefetch Configuration 1 | | | |
| 0x5000 01E4 | GPMC_PREFETCH_CONFIG2 | Prefetch Configuration 2 | | | |
| 0x5000 01EC | GPMC_PREFETCH_CONTROL | Prefetch Control | | | |
| 0x5000 01F0 | GPMC_PREFETCH_STATUS | Prefetch Status | | | |
| 0x5000 01F4 | GPMC_ECC_CONFIG | ECC Configuration | | | |
| 0x5000 01F8 | GPMC_ECC_CONTROL | ECC Control | | | |
| 0x5000 01FC | GPMC_ECC_SIZE_CONFIG | ECC Size Configuration | | | |
| 0x5000 0200 + (0x0000 0004 * j) | GPMC_ECC0_RESULT - GPMC_ECC8_RESULT | ECC0-8 Result | | | |
| 0x5000 0240 + (0x0000 0010 * i) | GPMC_BCH_RESULT0_0 - GPMC_BCH_RESULT0_5 | BCH Result 0_0-5 | | | |
| 0x5000 0244 + (0x0000 0010 * i) | GPMC_BCH_RESULT1_0 - GPMC_BCH_RESULT1_5 | BCH Result 1_0-5 | | | |
| 0x5000 0248 + (0x0000 0010 * i) | GPMC_BCH_RESULT2_0 - GPMC_BCH_RESULT2_5 | BCH Result 2_0-5 | | | |
| 0x5000 024C + (0x0000 0010 * i) | GPMC_BCH_RESULT3_0 - GPMC_BCH_RESULT3_5 | BCH Result 3_0-5 | | | |
| 0x5000 0300 + (0x0000 0010 * i) | GPMC_BCH_RESULT4_0 - GPMC_BCH_RESULT4_5 | BCH Result 4_0-5 | | | |
| 0x5000 0304 + (0x0000 0010 * i) | GPMC_BCH_RESULT5_0 - GPMC_BCH_RESULT5_5 | BCH Result 5_0-5 | | | |
| 0x5000 0308 + (0x0000 0010 * i) | GPMC_BCH_RESULT6_0 - GPMC_BCH_RESULT6_5 | BCH Result 6_0-5 | | | |
| 0x5000 02D0 | GPMC_BCH_SWDATA | BCH Data | | | |

Table 8-53. ELM Registers⁽¹⁾

| HEX ADDRESS | ACRONYM | REGISTER NAME |
|--------------------------|---------------------------|---|
| 0x4808 0000 | ELM_REVISION | Revision |
| 0x4808 0010 | ELM_SYSCONFIG | Configuration |
| 0x4808 0014 | ELM_SYSSTATUS | Status |
| 0x4808 0018 | ELM_IRQSTATUS | Interrupt status |
| 0x4808 001C | ELM_IRQENABLE | Interrupt enable |
| 0x4808 0020 | ELM_LOCATION_CONFIG | ECC algorithm parameters |
| 0x4808 0080 | ELM_PAGE_CTRL | Page definition |
| 0x4808 0400 + (0x40 * i) | ELM_SYNDROME_FRAGMENT_0_i | Input syndrome polynomial bits 0 to 31 |
| 0x4808 0404 + (0x40 * i) | ELM_SYNDROME_FRAGMENT_1_i | Input syndrome polynomial bits 32 to 63 |
| 0x4808 0408 + (0x40 * i) | ELM_SYNDROME_FRAGMENT_2_i | Input syndrome polynomial bits 64 to 95 |
| 0x4808 040C + (0x40 * i) | ELM_SYNDROME_FRAGMENT_3_i | Input syndrome polynomial bits 96 to 127 |
| 0x4808 0410 + (0x40 * i) | ELM_SYNDROME_FRAGMENT_4_i | Input syndrome polynomial bits 128 to 159 |

(1) i = 0 to 7.

28 Peripheral Information and Timings

Copyright © 2010–2012, Texas Instruments Incorporated



Table 8-53. ELM Registers⁽¹⁾ (continued)

| HEX ADDRESS | ACRONYM | REGISTER NAME |
|---------------------------|---------------------------|---|
| 0x4808 0414 + (0x40 * i) | ELM_SYNDROME_FRAGMENT_5_i | Input syndrome polynomial bits 160 to 191 |
| 0x4808 0418 + (0x40 * i) | ELM_SYNDROME_FRAGMENT_6_i | Input syndrome polynomial bits 192 to 207 |
| 0x4808 0800 + (0x100 * i) | ELM_LOCATION_STATUS_i | Exit status |
| 0x4808 0880 + (0x100 * i) | ELM_ERROR_LOCATION_0_i | Error location |
| 0x4808 0884 + (0x100 * i) | ELM_ERROR_LOCATION_1_i | Error location |
| 0x4808 0888 + (0x100 * i) | ELM_ERROR_LOCATION_2_i | Error location |
| 0x4808 088C + (0x100 * i) | ELM_ERROR_LOCATION_3_i | Error location |
| 0x4808 0890 + (0x100 * i) | ELM_ERROR_LOCATION_4_i | Error location |
| 0x4808 0894 + (0x100 * i) | ELM_ERROR_LOCATION_5_i | Error location |
| 0x4808 0898 + (0x100 * i) | ELM_ERROR_LOCATION_6_i | Error location |
| 0x4808 089C + (0x100 * i) | ELM_ERROR_LOCATION_7_i | Error location |
| 0x4808 08A0 + (0x100 * i) | ELM_ERROR_LOCATION_8_i | Error location |
| 0x4808 08A4 + (0x100 * i) | ELM_ERROR_LOCATION_9_i | Error location |
| 0x4808 08A8 + (0x100 * i) | ELM_ERROR_LOCATION_10_i | Error location |
| 0x4808 08AC + (0x100 * i) | ELM_ERROR_LOCATION_11_i | Error location |
| 0x4808 08B0 + (0x100 * i) | ELM_ERROR_LOCATION_12_i | Error location |
| 0x4808 08B4 + (0x100 * i) | ELM_ERROR_LOCATION_13_i | Error location |
| 0x4808 08B8 + (0x100 * i) | ELM_ERROR_LOCATION_14_i | Error location |
| 0x4808 08BC + (0x100 * i) | ELM_ERROR_LOCATION_15_i | Error location |



GPMC Electrical Data/Timing

8.8.2.1 **GPMC/NOR Flash Interface Synchronous Mode Timing**

Table 8-54. Timing Requirements for GPMC/NOR Flash Interface - Synchronous Mode

(see Figure 8-50, Figure 8-51, Figure 8-52, Figure 8-53, Figure 8-54, Figure 8-55)

| NO. | | | MIN MAX | UNIT |
|-----|-----------------------------|--|---------|------|
| 13 | t _{su(DV-CLKH)} | Setup time, read GPMC_D[15:0] valid before GPMC_CLK high | 3.2 | ns |
| 14 | t _{h(CLKH-DV)} | Hold time, read GPMC_D[15:0] valid after GPMC_CLK high | 2.5 | ns |
| 22 | t _{su(WAITV-CLKH)} | Setup time, GPMC_WAIT valid before GPMC_CLK high | 3.2 | ns |
| 23 | t _{h(CLKH-WAITV)} | Hold time, GPMC_WAIT valid after GPMC_CLK high | 2.5 | ns |

Table 8-55. Switching Characteristics Over Recommended Operating Conditions for GPMC/NOR Flash Interface - Synchronous Mode

(see Figure 8-50, Figure 8-51, Figure 8-52, Figure 8-53, Figure 8-54, Figure 8-55)

| NO. | | PARAMETER | MIN | MAX | UNIT |
|-----|----------------------------|---|------------------------|------------------------|------|
| 1 | t _{c(CLK)} | Cycle time, output clock GPMC_CLK period | 16 ⁽¹⁾ | | ns |
| 2 | t _{w(CLKH)} | Pulse duration, output clock GPMC_CLK high | 0.5P ⁽²⁾ | | |
| 2 | t _{w(CLKL)} | Pulse duration, output clock GPMC_CLK low | 0.5P ⁽²⁾ | | ns |
| 3 | t _{d(CLKH-nCSV)} | Delay time, GPMC_CLK rising edge to GPMC_CS[x] transition | F - 2.2 ⁽³⁾ | F + 4.5 ⁽³⁾ | ns |
| 4 | t _{d(CLKH-nCSIV)} | Delay time, GPMC_CLK rising edge to GPMC_CS[x] invalid | E - 2.2 ⁽⁴⁾ | E + 4.5 ⁽⁴⁾ | ns |
| 5 | t _{d(ADDV-CLK)} | Delay time, GPMC_A[27:0] address bus valid to GPMC_CLK first edge | B - 4.5 ⁽⁵⁾ | B + 2.3 ⁽⁵⁾ | ns |
| 6 | t _{d(CLKH-ADDIV)} | Delay time, GPMC_CLK rising edge to GPMC_A[27:0] GPMC address bus invalid | -2.3 | | ns |
| 7 | t _{d(nBEV-CLK)} | Delay time, GPMC_BE0_CLE, GPMC_BE1 valid to GPMC_CLK first edge | B - 1.9 ⁽⁵⁾ | B + 2.3 ⁽⁵⁾ | ns |
| 8 | t _{d(CLKH-nBEIV)} | Delay time, GPMC_CLK rising edge to GPMC_BE0_CLE, GPMC_BE1 invalid | D - 2.3 ⁽⁶⁾ | D + 1.9 ⁽⁶⁾ | ns |

- (1) Sync mode = 62.5 MHz; Async mode = 125 MHz.
- (2) P = GPMC_CLK period.
- (3) For nCS falling edge (CS activated):
 - For GpmcFCLKDivider = 0:
 - F = 0.5 * CSExtraDelay * GPMC_FCLK
 - For GpmcFCLKDivider = 1:
 - F = 0.5 * CSExtraDelay * GPMC_FCLK if (ClkActivationTime and CSOnTime are odd) or (ClkActivationTime and CSOnTime are even)
 - F = (1 + 0.5 * CSExtraDelay) * GPMC_FCLK otherwise
 - For GpmcFCLKDivider = 2:
 - F = 0.5 * CSExtraDelay * GPMC_FCLK if ((CSOnTime ClkActivationTime) is a multiple of 3)
- F = (1 + 0.5 * CSExtraDelay) * GPMC_FCLK if ((CSOnTime ClkActivationTime 1) is a multiple of 3)
 F = (2 + 0.5 * CSExtraDelay) * GPMC_FCLK if ((CSOnTime ClkActivationTime 2) is a multiple of 3)

 (4) For single read: E = (CSRdOffTime AccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK
 For burst read: E = (CSRdOffTime AccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK
 - For burst write: E = (CSWrOffTime AccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK
- B = ClkActivationTime * GPMC_FCLK
- (6) For single read: D = (RdCycleTime AccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK For burst read: D = (RdCycleTime AccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK For burst write: D = (WrCycleTime - AccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK

230 Peripheral Information and Timings Copyright © 2010-2012, Texas Instruments Incorporated



Table 8-55. Switching Characteristics Over Recommended Operating Conditions for GPMC/NOR Flash Interface - Synchronous Mode (continued)

(see Figure 8-50, Figure 8-51, Figure 8-52, Figure 8-53, Figure 8-54, Figure 8-55)

| NO. | PARAMETER | | MIN | MAX | UNIT |
|-----|--|---------------------------|----------------------|------------------------|------|
| 9 | t _{d(CLKH-nADV)} Delay time, GPMC_CLK rising edge to | GPMC_ADV_ALE transition G | - 2.3 ⁽⁷⁾ | G + 4.5 ⁽⁷⁾ | ns |
| 10 | $t_{d(CLKH-nADVIV)}$ Delay time, GPMC_CLK rising edge to | GPMC_ADV_ALE invalid D | - 2.3 ⁽⁶⁾ | D + 4.5 ⁽⁶⁾ | ns |
| 11 | $t_{d(CLKH\text{-}nOE)}$ Delay time, GPMC_CLK rising edge to | GPMC_OE_RE transition H | - 2.3 ⁽⁸⁾ | H + 3.5 ⁽⁸⁾ | ns |
| 12 | $t_{d(CLKH\text{-}nOEIV)}$ Delay time, GPMC_CLK rising edge to | GPMC_OE_RE invalid E | - 2.3 ⁽⁴⁾ | E + 3.5 ⁽⁴⁾ | ns |

- (7) For ADV falling edge (ADV activated):
 - Case GpmcFCLKDivider = 0:
 - G = 0.5 * ADVExtraDelay * GPMC_FCLK
 - Case GpmcFCLKDivider = 1:
 - G = 0.5 * ADVExtraDelay * GPMC_FCLK if (ClkActivationTime and ADVOnTime are odd) or (ClkActivationTime and ADVOnTime are
 - G = (1 + 0.5 * ADVExtraDelay) * GPMC_FCLK otherwise
 - Case GpmcFCLKDivider = 2:
 - G = 0.5 * ADVExtraDelay * GPMC_FCLK if ((ADVOnTime ClkActivationTime) is a multiple of 3)
 - G = (1 + 0.5 * ADVExtraDelay) * GPMC_FCLK if ((ADVOnTime ClkActivationTime 1) is a multiple of 3)
 - G = (2 + 0.5 * ADVExtraDelay) * GPMC_FCLK if ((ADVOnTime ClkActivationTime 2) is a multiple of 3)

For ADV rising edge (ADV deactivated) in Reading mode:

- Case GpmcFCLKDivider = 0:
 - G = 0.5 * ADVExtraDelay * GPMC_FCLK
- Case GpmcFCLKDivider = 1:
 - G = 0.5 * ADVExtraDelay * GPMC_FCLK if (ClkActivationTime and ADVRdOffTime are odd) or (ClkActivationTime and ADVRdOffTime are even)
 - G = (1 + 0.5 * ADVExtraDelay) * GPMC_FCLK otherwise
- Case GpmcFCLKDivider = 2:
 - G = 0.5 * ADVExtraDelay * GPMC_FCLK if ((ADVRdOffTime ClkActivationTime) is a multiple of 3)
 - $G = (1 + 0.5 * ADVExtraDelay) * GPMC_FCLK if ((ADVRdOffTime ClkActivationTime 1) is a multiple of 3)$ $G = (2 + 0.5 * ADVExtraDelay) * GPMC_FCLK if ((ADVRdOffTime ClkActivationTime 2) is a multiple of 3)$

For ADV rising edge (ADV deactivated) in Writing mode:

- Case GpmcFCLKDivider = 0:
 - G = 0.5 * ADVExtraDelay * GPMC_FCLK
- Case GpmcFCLKDivider = 1:
- G = 0.5 * ADVExtraDelay * GPMC_FCLK if (ClkActivationTime and ADVWrOffTime are odd) or (ClkActivationTime and ADVWrOffTime are even)
- G = (1 + 0.5 * ADVExtraDelay) * GPMC_FCLK otherwise
- Case GpmcFCLKDivider = 2:
 - G = 0.5 * ADVExtraDelay * GPMC_FCLK if ((ADVWrOffTime ClkActivationTime) is a multiple of 3)
 - G = (1 + 0.5 * ADVExtraDelay) * GPMC_FCLK if ((ADVWrOffTime ClkActivationTime 1) is a multiple of 3) G = (2 + 0.5 * ADVExtraDelay) * GPMC_FCLK if ((ADVWrOffTime ClkActivationTime 2) is a multiple of 3)
- For OE falling edge (OE activated) / IO DIR rising edge (IN direction):
 - Case GpmcFCLKDivider = 0:
 - H = 0.5 * OEExtraDelay * GPMC_FCLK
 - Case GpmcFCLKDivider = 1:
 - H = 0.5 * OEExtraDelay * GPMC_FCLK if (ClkActivationTime and OEOnTime are odd) or (ClkActivationTime and OEOnTime are
 - H = (1 + 0.5 * OEExtraDelay) * GPMC_FCLK otherwise
 - Case GpmcFCLKDivider = 2:
 - H = 0.5 * OEExtraDelay * GPMC_FCLK if ((OEOnTime ClkActivationTime) is a multiple of 3)
 - $H = (1 + 0.5 * OEExtraDelay) * GPMC_FCLK if ((OEOnTime ClkActivationTime 1) is a multiple of 3)$ $H = (2 + 0.5 * OEExtraDelay) * GPMC_FCLK if ((OEOnTime ClkActivationTime 2) is a multiple of 3)$

For OE rising edge (OE deactivated):

- Case GpmcFCLKDivider = 0:
 - H = 0.5 * OEExtraDelay * GPMC_FCLK
- Case GpmcFCLKDivider = 1:
 - H = 0.5 * OEExtraDelay * GPMC_FCLK if (ClkActivationTime and OEOffTime are odd) or (ClkActivationTime and OEOffTime are even)
 - H = (1 + 0.5 * OEExtraDelay) * GPMC_FCLK otherwise
- Case GpmcFCLKDivider = 2
 - H = 0.5 * OEExtraDelay * GPMC_FCLK if ((OEOffTime ClkActivationTime) is a multiple of 3)
 - H = (1 + 0.5 * OEExtraDelay) * GPMC_FCLK if ((OEOffTime ClkActivationTime 1) is a multiple of 3)
- H = (2 + 0.5 * OEExtraDelay) * GPMC_FCLK if ((OEOffTime ClkActivationTime 2) is a multiple of 3)

Copyright © 2010-2012, Texas Instruments Incorporated

Peripheral Information and Timings



Table 8-55. Switching Characteristics Over Recommended Operating Conditions for GPMC/NOR Flash Interface - Synchronous Mode (continued)

(see Figure 8-50, Figure 8-51, Figure 8-52, Figure 8-53, Figure 8-54, Figure 8-55)

| NO. | | PARAMETER | MIN | MAX | UNIT |
|-----|----------------------------|---|-------------------------|-------------------------|------|
| 15 | t _{d(CLKH-nWE)} | Delay time, GPMC_CLK rising edge to GPMC_WE transition | I - 2.3 ⁽⁹⁾ | I + 4.5 ⁽⁹⁾ | ns |
| 16 | t _{d(CLKH-Data)} | Delay time, GPMC_CLK rising edge to GPMC_D[15:0] data bus transition | J - 2.3 ⁽¹⁰⁾ | J + 1.9 ⁽¹⁰⁾ | ns |
| 18 | t _{d(CLKH-nBE)} | Delay time, GPMC_CLK rising edge to GPMC_BE0_CLE, GPMC_BE1 transition | J - 2.3 ⁽¹⁰⁾ | J + 1.9 ⁽¹⁰⁾ | ns |
| 19 | t _{w(nCSV)} | Pulse duration, GPMC_CS[x] low | A ⁽¹¹⁾ | | ns |
| 20 | t _{w(nBEV)} | Pulse duration, GPMC_BE0_CLE, GPMC_BE1 low | C ⁽¹²⁾ | | ns |
| 21 | t _{w(nADVV)} | Pulse duration, GPMC_ADV_ALE low | K ⁽¹³⁾ | | ns |
| 24 | t _{d(CLKH-DIR)} | Delay time, GPMC_CLK rising edge to GPMC_DIR high (IN direction) | H - 2.3 ⁽⁸⁾ | H + 4.5 ⁽⁸⁾ | ns |
| 25 | t _{d(CLKH-DIRIV)} | Delay time, GPCM_CLK rising edge to GPMC_DIR low (OUT direction) | M - 2.3 ⁽¹⁴⁾ | M + 4.5 ⁽¹⁴⁾ | ns |

- For WE falling edge (WE activated):
 - Case GpmcFCLKDivider = 0:
 - I = 0.5 * WEExtraDelay * GPMC_FCLK
 - Case GpmcFCLKDivider = 1:
 - I = 0.5 * WEExtraDelay * GPMC_FCLK if (ClkActivationTime and WEOnTime are odd) or (ClkActivationTime and WEOnTime are
 - I = (1 + 0.5 * WEExtraDelay) * GPMC_FCLK otherwise
 - Case GpmcFCLKDivider = 2:
 - I = 0.5 * WEExtraDelay * GPMC FCLK if ((WEOnTime ClkActivationTime) is a multiple of 3)
 - I = (1 + 0.5 * WEExtraDelay) * GPMC_FCLK if ((WEOnTime ClkActivationTime 1) is a multiple of 3)
 - I = (2 + 0.5 * WEExtraDelay) * GPMC_FCLK if ((WEOnTime ClkActivationTime 2) is a multiple of 3)

For WE rising edge (WE deactivated):

- Case GpmcFCLKDivider = 0:
- I = 0.5 * WEExtraDelay * GPMC FCLK
- Case GpmcFCLKDivider = 1:
 - I = 0.5 * WEExtraDelay * GPMC_FCLK if (ClkActivationTime and WEOffTime are odd) or (ClkActivationTime and WEOffTime are even)
 - I = (1 + 0.5 * WEExtraDelay) * GPMC_FCLK otherwise
- Case GpmcFCLKDivider = 2:
 - I = 0.5 * WEExtraDelay * GPMC_FCLK if ((WEOffTime ClkActivationTime) is a multiple of 3)
 - I = (1 + 0.5 * WEExtraDelay) * GPMC_FCLK if ((WEOffTime ClkActivationTime 1) is a multiple of 3) I = (2 + 0.5 * WEExtraDelay) * GPMC_FCLK if ((WEOffTime ClkActivationTime 2) is a multiple of 3)
- (10) J = GPMC FCLK period.
- (11) For single read: A = (CSRdOffTime CSOnTime) * (TimeParaGranularity + 1) * GPMC FCLK period
 - For burst read: A = (CSRdOffTime CSOnTime + (n 1) * PageBurstAccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK period [n = page burst access number]
 - For burst write: A = (CSWrOffTime CSOnTime + (n 1) * PageBurstAccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK period [n = page burst access number]
- (12) For single read: C = RdCycleTime * (TimeParaGranularity + 1) * GPMC_FCLK
 - For burst read: C = (RdCycleTime + (n 1) * PageBurstAccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK [n = page burst access number]
 - For Burst write: C = (WrCycleTime + (n 1) * PageBurstAccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK [n = page burst access number]
- (13) For read: K = (ADVRdOffTime ADVOnTime) * (TimeParaGranularity + 1) * GPMC_FCLK For write: K = (ADVWrOffTime - ADVOnTime) * (TimeParaGranularity + 1) * GPMC_FCLK
- M = (RdCycleTime AccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK.
- Parameter M expression is given as one example of GPMC programming. The IO DIR signal goes from IN to OUT after both RdCycleTime and BusTurnAround completion. Behavior of the IO direction signal depends on the kind of successive read/write accesses performed to the memory and multiplexed or non-multiplexed memory addressing scheme, whether the bus keeping feature is enabled or not. The IO DIR behavior is automatically handled by the GPMC controller.






Figure 8-50. GPMC Non-Multiplexed NOR Flash - Synchronous Single Read (GPMCFCLKDIVIDER = 0)




Figure 8-51. GPMC Non-Multiplexed NOR Flash - 4x16-bit Synchronous Burst Read (GPMCFCLKDIVIDER = 0)




Figure 8-52. GPMC Non-Multiplexed NOR Flash - Synchronous Burst Write (GPMCFCLKDIVIDER = 0)






Figure 8-53. GPMC Multiplexed NOR Flash - Synchronous Single Read (GPMCFCLKDIVIDER = 0)




Figure 8-54. GPMC Multiplexed NOR Flash - 4x16-bit Synchronous Burst Read (GPMCFCLKDIVIDER = 0)




Figure 8-55. GPMC Multiplexed NOR Flash - Synchronous Burst Write (GPMCFCLKDIVIDER = 0)



8.8.2.2 GPMC/NOR Flash Interface Asynchronous Mode Timing

Table 8-56. GPMC/NOR Flash Interface Asynchronous Mode Timing - Internal Parameters

| NO. | | MIN | MAX | UNIT |
|-----|--|-----|-----|------|
| 1 | Max. output data generation delay from internal functional clock | | 6.5 | ns |
| 2 | Max. input data capture delay by internal functional clock | | 4 | ns |
| 3 | Max. chip select generation delay from internal functional clock | | 6.5 | ns |
| 4 | Max. address generation delay from internal functional clock | | 6.5 | ns |
| 5 | Max. address valid generation delay from internal functional clock | | 6.5 | ns |
| 6 | Max. byte enable generation delay from internal functional clock | | 6.5 | ns |
| 7 | Max. output enable generation delay from internal functional clock | | 6.5 | ns |
| 8 | Max. write enable generation delay from internal functional clock | | 6.5 | ns |
| 9 | Max. functional clock skew | | 100 | ps |

Table 8-57. Timing Requirements for GPMC/NOR Flash Interface - Asynchronous Mode

(see Figure 8-56, Figure 8-57, Figure 8-58, Figure 8-60)

| NO. | | | MIN MAX | UNIT |
|-----|-------------------------------|--|------------------|--------|
| 6 | t _{acc(DAT)} | Data maximum access time (GPMC_FCLK cycles) | H ⁽¹⁾ | cycles |
| 21 | t _{acc1-pgmode(DAT)} | Page mode successive data maximum access time (GPMC_FCLK cycles) | P ⁽²⁾ | cycles |
| 22 | t _{acc2-pgmode(DAT)} | Page mode first data maximum access time (GPMC_FCLK cycles) | H ⁽¹⁾ | cycles |

⁽¹⁾ H = AccessTime * (TimeParaGranularity + 1)

Table 8-58. Switching Characteristics Over Recommended Operating Conditions for GPMC/NOR Flash Interface - Asynchronous Mode

(see Figure 8-56, Figure 8-57, Figure 8-58, Figure 8-59, Figure 8-60, Figure 8-61)

| NO. | | PARAMETER | MIN | MAX | UNIT |
|-----|-----------------------------|--|------------------------|------------------------|------|
| 1 | t _{w(nBEV)} | Pulse duration, GPMC_BE0_CLE, GPMC_BE1 valid time | | N ⁽¹⁾ | ns |
| 2 | t _{w(nCSV)} | Pulse duration, GPMC_CS[x] low | | A ⁽²⁾ | ns |
| 4 | t _{d(nCSV-nADVIV)} | Delay time, GPMC_CS[x] valid to GPMC_NADV_ALE invalid | B - 0.2 ⁽³⁾ | B + $2.0^{(3)}$ | ns |
| 5 | t _{d(nCSV-nOEIV)} | Delay time, GPMC_CS[x] valid to GPMC_OE_RE invalid (single read) | C - 0.2 ⁽⁴⁾ | C + 2.0 ⁽⁴⁾ | ns |
| 10 | t _{d(AV-nCSV)} | Delay time, address bus valid to GPMC_CS[x] valid | J - 0.2 ⁽⁵⁾ | $J + 2.0^{(5)}$ | ns |
| 11 | t _{d(nBEV-nCSV)} | Delay time, GPMC_BE0_CLE, GPMC_BE1 valid to GPMC_CS[x] valid | J - 0.2 ⁽⁵⁾ | J + 2.0 ⁽⁵⁾ | ns |
| 13 | t _{d(nCSV-nADVV)} | Delay time, GPMC_CS[x] valid to GPMC_ADV_ALE valid | K - 0.2 ⁽⁶⁾ | K + 2.0 ⁽⁶⁾ | ns |
| 14 | t _{d(nCSV-nOEV)} | Delay time, GPMC_CS[x] valid to GPMC_OE_RE valid | L - 0.2 ⁽⁷⁾ | L + 2.0 ⁽⁷⁾ | ns |

(1) For single read: N = RdCycleTime * (TimeParaGranularity + 1) * GPMC_FCLK

For single write: N = WrCycleTime * (TimeParaGranularity + 1) * GPMC_FCLK

For burst read: N = (RdCycleTime + (n - 1) * PageBurstAccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK

For burst write: N = (WrCycleTime + (n - 1) * PageBurstAccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK

(2) For single read: A = (CSRdOffTime - CSOnTime) * (TimeParaGranularity + 1) * GPMC_FCLK For single write: A = (CSWrOffTime - CSOnTime) * (TimeParaGranularity + 1) * GPMC_FCLK For burst read: A = (CSRdOffTime - CSOnTime + (n - 1) * PageBurstAccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK For burst write: A = (CSWrOffTime - CSOnTime + (n - 1) * PageBurstAccessTime) * (TimeParaGranularity + 1) * GPMC_FCLK

(3) = B - nCS Max Delay + nADV Min Delay For reading: B = ((ADVRdOffTime - CSOnTime) * (TimeParaGranularity + 1) + 0.5 * (ADVExtraDelay - CSExtraDelay)) * GPMC_FCLK For writing: B = ((ADVWrOffTime - CSOnTime) * (TimeParaGranularity + 1) + 0.5 * (ADVExtraDelay - CSExtraDelay)) * GPMC_FCLK

(4) = C - nCS Max Delay + nOE Min Delay

C = ((OEOffTime - CSOnTime) * (TimeParaGranularity + 1) + 0.5 * (OEExtraDelay - CSExtraDelay)) * GPMC_FCLK (5) = J - Address Max Delay + nCS Min Delay

J = (CSOnTime * (TimeParaGranularity + 1) + 0.5 * CSExtraDelay) * GPMC_FCLK

= K - nCS Max Delay + nADV Min Delay

K = ((ADVOnTime - CSOnTime) * (TimeParaGranularity + 1) + 0.5 * (ADVExtraDelay - CSExtraDelay)) * GPMC_FCLK

= L - nCS Max Delay + nOE Min Delay

L = ((OEOnTime - CSOnTime) * (TimeParaGranularity + 1) + 0.5 * (OEExtraDelay - CSExtraDelay)) * GPMC_FCLK

⁽²⁾ P = PageBurstAccessTime * (TimeParaGranularity + 1).



Table 8-58. Switching Characteristics Over Recommended Operating Conditions for GPMC/NOR Flash Interface - Asynchronous Mode (continued)

(see Figure 8-56, Figure 8-57, Figure 8-58, Figure 8-59, Figure 8-60, Figure 8-61)

| NO. | | PARAMETER | MIN | MAX | UNIT |
|-----|----------------------------|--|-------------------------|-------------------------|------|
| 15 | t _{d(nCSV-DIR)} | Delay time, GPMC_CS[x] valid to GPMC_DIR high | L - 0.2 ⁽⁷⁾ | L + 2.0 ⁽⁷⁾ | ns |
| 16 | t _{d(nCSV-DIR)} | Delay time, GPMC_CS[x] valid to GPMC_DIR low | M - 0.2 ⁽⁸⁾ | $M + 2.0^{(8)}$ | ns |
| 17 | t _{w(AIV)} | Address invalid duration between 2 successive R/W accesses | G ⁽⁹⁾ | | ns |
| 19 | t _{d(nCSV-nOEIV)} | Delay time, $\overline{\text{GPMC_CS[x]}}$ valid to $\overline{\text{GPMC_OE_RE}}$ invalid (burst read) | I - 0.2 ⁽¹⁰⁾ | I + 2.0 ⁽¹⁰⁾ | ns |
| 21 | t _{w(AV)} | Pulse duration, address valid: second, third and fourth accesses | D ⁽¹¹⁾ | | ns |
| 26 | t _{d(nCSV-nWEV)} | Delay time, GPMC_CS[x] valid to GPMC_WE valid | E - 0.2 ⁽¹²⁾ | E + 2.0 ⁽¹²⁾ | ns |
| 28 | t _{d(nCSV-nWEIV)} | Delay time, GPMC_CS[x] valid to GPMC_WE invalid | F - 0.2 ⁽¹³⁾ | F + 2.0 ⁽¹³⁾ | ns |
| 29 | t _{d(nWEV-DV)} | Delay time, GPMC_WE valid to data bus valid | | 2.0 | ns |
| 30 | t _{d(DV-nCSV)} | Delay time, data bus valid to GPMC_CS[x] valid | J - 0.2 ⁽⁵⁾ | $J + 2.0^{(5)}$ | ns |
| 38 | t _{d(nOEV-AIV)} | Delay time, GPMC_OE_RE valid to GPMC_A[16:1]_D[15:0] address phase end | | 2.0 | ns |

= M - nCS Max Delay + nOE Min Delay

M = ((RdCycleTime - CSOnTime) * (TimeParaGranularity + 1) - 0.5 * CSExtraDelay) * GPMC FCLK. Parameter M expression is given as one example of GPMC programming. The IO DIR signal goes from IN to OUT after both RdCycleTime and BusTurnAround completion. Behavior of the IO direction signal depends on the kind of successive read/write accesses performed to the memory and multiplexed or non-multiplexed memory addressing scheme, whether the bus keeping feature is enabled or not. The IO DIR behavior is automatically handled by the GPMC controller.

- G = Cycle2CycleDelay * GPMC_FCLK
- (10) = I nCS Max Delay + nOE Min Delay
 - I = ((OEOffTime + (n 1) * PageBurstAccessTime CSOnTime) * (TimeParaGranularity + 1) + 0.5 * (OEExtraDelay CSExtraDelay)) * GPMC_FCLK
- (11) D = PageBurstAccessTime * (TimeParaGranularity + 1) * GPMC_FCLK (12) = E nCS Max Delay + nWE Min Delay
- - E = ((WEOnTime CSOnTime) * (TimeParaGranularity + 1) + 0.5 * (WEExtraDelay CSExtraDelay)) * GPMC_FCLK
- (13) = F nCS Max Delay + nWE Min Delay
 - F = ((WEOffTime CSOnTime) * (TimeParaGranularity + 1) + 0.5 * (WEExtraDelay CSExtraDelay)) * GPMC_FCLK






Figure 8-56. GPMC Non-Multiplexed NOR Flash - Asynchronous Read - Single Word Timing




Figure 8-57. GPMC Non-Multiplexed NOR Flash - Asynchronous Read - 32-Bit Timing

240






Figure 8-58. GPMC Non-Multiplexed Only NOR Flash - Asynchronous Read - Page Mode 4x16-Bit Timing




Figure 8-59. GPMC Non-Multiplexed NOR Flash - Asynchronous Write - Single Word Timing

242






Figure 8-60. GPMC Multiplexed NOR Flash - Asynchronous Read - Single Word Timing




Figure 8-61. GPMC Multiplexed NOR Flash - Asynchronous Write - Single Word Timing



8.8.2.3 GPMC/NAND Flash Interface Asynchronous Mode Timing

Table 8-59. GPMC/NAND Flash Interface Asynchronous Mode Timing - Internal Parameters

| NO. | | MIN MAX | UNIT |
|-----|---|---------|------|
| 1 | Max. output data generation delay from internal functional clock | 6.5 | ns |
| 2 | Max. input data capture delay by internal functional clock | 4.0 | ns |
| 3 | Max. chip select generation delay from internal functional clock | 6.5 | ns |
| 4 | Max. address latch enable generation delay from internal functional clock | 6.5 | ns |
| 5 | Max. command latch enable generation delay from internal functional clock | 6.5 | ns |
| 6 | Max. output enable generation delay from internal functional clock | 6.5 | ns |
| 7 | Max. write enable generation delay from internal functional clock | 6.5 | ns |
| 8 | Max. functional clock skew | 100.0 | ps |

Table 8-60. Timing Requirements for GPMC/NAND Flash Interface

(see Figure 8-64)

| NO. | | MIN MAX | UNIT |
|-----|---|------------------|--------|
| 13 | t _{acc(DAT)} Data maximum access time (GPMC_FCLK cycles) | J ⁽¹⁾ | cycles |

⁽¹⁾ J = AccessTime * (TimeParaGranularity + 1)

Table 8-61. Switching Characteristics Over Recommended Operating Conditions for GPMC/NAND Flash Interface

(see Figure 8-62, Figure 8-63, Figure 8-64, Figure 8-65)

| NO. | | PARAMETER | MIN | MAX | UNIT |
|-----|-----------------------------|---|------------------------|------------------------|------|
| 1 | t _{w(nWEV)} | Pulse duration, GPMC_WE valid time | | A ⁽¹⁾ | ns |
| 2 | t _{d(nCSV-nWEV)} | Delay time, GPMC_CS[x] valid to GPMC_WE valid | B - 0.2 ⁽²⁾ | $B + 2.0^{(2)}$ | ns |
| 3 | t _{d(CLEH-nWEV)} | Delay time, GPMC_BE0_CLE high to GPMC_WE valid | C - 0.2 ⁽³⁾ | $C + 2.0^{(3)}$ | ns |
| 4 | t _{d(nWEV-DV)} | Delay time, GPMC_D[15:0] valid to GPMC_WE valid | D - 0.2 ⁽⁴⁾ | $D + 2.0^{(4)}$ | ns |
| 5 | t _{d(nWEIV-DIV)} | Delay time, GPMC_WE invalid to GPMC_D[15:0] invalid | E - 0.2 ⁽⁵⁾ | E + 2.0 ⁽⁵⁾ | ns |
| 6 | t _{d(nWEIV-CLEIV)} | Delay time, GPMC_WE invalid to GPMC_BE0_CLE invalid | F - 0.2 ⁽⁶⁾ | F + 2.0 ⁽⁶⁾ | ns |
| 7 | t _{d(nWEIV-nCSIV)} | Delay time, GPMC_WE invalid to GPMC_CS[x] invalid | G - 0.2 ⁽⁷⁾ | G + 2.0 ⁽⁷⁾ | ns |
| 8 | t _{d(ALEH-nWEV)} | Delay time, GPMC_ADV_ALE High to GPMC_WE valid | C - 0.2 ⁽³⁾ | C + 2.0 ⁽³⁾ | ns |
| 9 | t _{d(nWEIV-ALEIV)} | Delay time, GPMC_WE invalid to GPMC_ADV_ALE invalid | F - 0.2 ⁽⁶⁾ | F + 2.0 ⁽⁶⁾ | ns |
| 10 | t _{c(nWE)} | Cycle time, write cycle time | | H ⁽⁸⁾ | ns |
| 11 | t _{d(nCSV-nOEV)} | Delay time, GPMC_CS[x] valid to GPMC_OE_RE valid | I - 0.2 ⁽⁹⁾ | I + 2.0 ⁽⁹⁾ | ns |
| 12 | t _{w(nOEV)} | Pulse duration, GPMC_OE_RE valid time | | K ⁽¹⁰⁾ | ns |
| 13 | t _{c(nOE)} | Cycle time, read cycle time | | L ⁽¹¹⁾ | ns |

- (1) A = (WEOffTime WEOnTime) * (TimeParaGranularity + 1) * GPMC_FCLK
- = B + nWE Min Delay nCS Max Delay
 - B = ((WEOnTime CSOnTime) * (TimeParaGranularity + 1) + 0.5 * (WEExtraDelay CSExtraDelay)) * GPMC_FCLK
- (3) = C + nWE Min Delay CLE Max Delay
 - C = ((WEOnTime ADVOnTime) * (TimeParaGranularity + 1) + 0.5 * (WEExtraDelay ADVExtraDelay)) * GPMC_FCLK
- (4) = D + nWE Min Delay Data Max Delay
 - D = (WEOnTime * (TimeParaGranularity + 1) + 0.5 * WEExtraDelay) * GPMC_FCLK
- =E + Data Min Delay nWE Max Delay
 E = ((WrCycleTime WEOffTime) * (TimeParaGranularity + 1) 0.5 * WEExtraDelay) * GPMC_FCLK
- (6) = F + CLE Min Delay nWE Max Delay
- F = ((ADVWrOffTime WEOffTime) * (TimeParaGranularity + 1) + 0.5 * (ADVExtraDelay WEExtraDelay)) * GPMC_FCLK (7) =G + nCS Min Delay - nWE Max Delay
- G = ((CSWrOffTime WEOffTime) * (TimeParaGranularity + 1) + 0.5 * (CSExtraDelay WEExtraDelay)) * GPMC_FCLK
- H = WrCycleTime * (1 + TimeParaGranularity) * GPMC_FCLK
- = I + nOE Min Delay nCS Max Delay
- I = ((OEOnTime CSOnTime) * (TimeParaGranularity + 1) + 0.5 * (OEExtraDelay CSExtraDelay)) * GPMC_FCLK (10) K = (OEOffTime OEOnTime) * (1 + TimeParaGranularity) * GPMC_FCLK
- (11) L = RdCycleTime * (1 + TimeParaGranularity) * GPMC_FCLK



Table 8-61. Switching Characteristics Over Recommended Operating Conditions for GPMC/NAND Flash Interface (continued)

(see Figure 8-62, Figure 8-63, Figure 8-64, Figure 8-65)

| NO. | PARAMETER | MIN | MAX | UNIT |
|-----|--|-------------------------|------------------|------|
| 14 | t _{d(nOEIV-nCSIV)} Delay time, GPMC_OE_RE invalid to GPMC_CS[x] invalid | M - 0.2 ⁽¹²⁾ | $M + 2.0^{(12)}$ | ns |

(12) =M + nCS Min Delay - nOE Max Delay
M = ((CSRdOffTime - OEOffTime) * (TimeParaGranularity + 1) + 0.5 * (CSExtraDelay - OEExtraDelay))* GPMC_FCLK

GPMC_FCLK




Figure 8-62. GPMC/NAND Flash - Command Latch Cycle Timing




Figure 8-63. GPMC/NAND Flash - Address Latch Cycle Timing






Figure 8-65. GPMC/NAND Flash - Data Write Cycle Timing



8.9 High-Definition Multimedia Interface (HDMI)

The device includes an HDMI 1.3a-compliant transmitter for digital video and audio data to display devices. The HDMI interface consists of a digital HDMI transmitter core with TMDS encoder, a core wrapper with interface logic and control registers, and a transmit PHY, with the following features:

- Hot-plug detection
- Consumer electronics control (CEC) messages
- DVI 1.0 compliant (only RGB pixel format)
- CEA 861-D and VESA DMT formats
- Supports up to 165-MHz pixel clock:
 - 1920 x 1080p @75 Hz with 8-bit/component color depth
 - 1600 x 1200 @60 Hz with 8-bit/component color depth
- Support for deep-color mode:
 - 10-bit/component color depth up to 1080p @60 Hz (maximum pixel clock = 148.5 MHz)
 - 12-bit/component color depth at 720p/1080i @60 Hz (maximum pixel clock = 123.75 MHz)
- Uncompressed multichannel (up to eight channels) audio (L-PCM) support
- · Master I2C interface for display data channel (DDC) connection
- TMDS clock to the HDMI-PHY is up to 185.625 MHz
- Maximum supported pixel clock:
 - 165 MHz for 8-bit color depth
 - 148.5 MHz for 10-bit color depth
 - 123.75 MHz for 12-bit color depth
- Options available to support HDCP encryption engine for transmitting protected audio and video (contact local TI sales representative for information).

For more details on the HDMI, see the HDMI chapter in the *TMS320C6A816x C6000 DSP+ARM Processors Technical Reference Manual* (literature number SPRUGX9).

8.9.1 HDMI Interface Design Specifications

This section provides PCB design and layout specifications for the HDMI interface. The design rules constrain PCB trace length, PCB trace skew, signal integrity, cross-talk, and signal timing. Simulation and system design work has been done to ensure the HDMI interface requirements are met.

8.9.1.1 HDMI Interface Schematic

The HDMI bus is separated into three main sections:


- 1. Transition Minimized Differential Signaling (TMDS) high-speed digital video interface
- 2. Display Data Channel (I2C bus for configuration and status exchange between two devices)
- 3. Consumer Electronics Control (optional) for remote control of connected devices.

The DDC and CEC are low-speed interfaces, so nothing special is required for PCB layout of these signals. Their connection is shown in Figure 8-66.

The TMDS channels are high-speed differential pairs and, therefore, require the most care in layout. Specifications for TMDS layout are below.

Figure 8-66 shows the HDMI interface schematic. The specific pin numbers can be obtained from Table 3-7, HDMI Terminal Functions.





5K-10K Ω pullup resistors are required if not integrated in the ESD protection chip.

Figure 8-66. HDMI Interface High-Level Schematic

8.9.1.2 TMDS Routing

The TMDS signals are high-speed differential pairs. Care must be taken in the PCB layout of these signals to ensure good signal integrity.

The TMDS differential signal traces must be routed to achieve 100 Ω (±10%) differential impedance and 60 Ω (±10%) single-ended impedance. Single-ended impedance control is required because differential signals are extremely difficult to closely couple on PCBs and, therefore, single-ended impedance becomes important.

These impedances are impacted by trace width, trace spacing, distance to reference planes, and dielectric material. Verify with a PCB design tool that the trace geometry for both data signal pairs results in as close to $60~\Omega$ impedance traces as possible. For best accuracy, work with your PCB fabricator to ensure this impedance is met.

In general, closely coupled differential signal traces are not an advantage on PCBs. When differential signals are closely coupled, tight spacing and width control is necessary. Very small width and spacing variations affect impedance dramatically, so tight impedance control can be more problematic to maintain in production.

Loosely coupled PCB differential signals make impedance control much easier. Wider traces and spacing make obstacle avoidance easier, and trace width variations do not affect impedance as much; therefore, it is easier to maintain an accurate impedance over the length of the signal. The wider traces also show reduced skin effect and, therefore, often result in better signal integrity.

Table 8-62 shows the routing specifications for the TMDS signals.



Table 8-62. TMDS Routing Specifications

| PARAMETER | MIN | TYP | MAX | UNIT |
|---|---------------------|-----|------|---------------------|
| Processor-to-HDMI header trace length | | | 7000 | Mils |
| Number of stubs allowed on TMDS traces | | | 0 | Stubs |
| TX/RX pair differential impedance | 90 | 100 | 110 | Ω |
| TX/RX single ended impedance | 54 | 60 | 66 | Ω |
| Number of vias on each TMDS trace | | | 2 | Vias ⁽¹⁾ |
| TMDS differential pair to any other trace spacing | 2*DS ⁽²⁾ | | | |

⁽¹⁾ Vias must be used in pairs with their distance minimized.

8.9.1.3 DDC Signals

As shown in Figure 8-66, the DDC connects just like a standard I2C bus. As such, resistor pullups must be used to pull up the open drain buffer signals unless they are integrated into the ESD protection chip used. If used, these pullup resistors should be connected to a 3.3-V supply.

8.9.1.4 HDMI ESD Protection Device (Required)

Interfaces that connect to a cable such as HDMI generally require more ESD protection than can be built into the processor's outputs. Therefore, this HDMI interface requires the use of an ESD protection chip to provide adequate ESD protection and to translate I2C voltage levels from the 3.3 V supplied by the device to the 5 volts required by the HDMI specification.

When selecting an ESD protection chip, choose the lowest capacitance ESD protection available to minimize signal degradation. In no case should the ESD protection circuit capacitance be more than 5 pF.

TI manufactures devices that provide ESD protection for HDMI signals such as the TPD12S521. For more information see the www.ti.com website.

8.9.1.5 PCB Stackup Specifications

Table 8-63 shows the stackup and feature sizes required for HDMI.

Table 8-63. HDMI PCB Stackup Specifications

| PARAMETER | MIN | TYP | MAX | UNIT |
|---|-----|-----|-----|--------|
| PCB routing/plane layers | 4 | 6 | - | Layers |
| Signal routing layers | 2 | 3 | - | Layers |
| Number of ground plane cuts allowed within HDMI routing region | - | - | 0 | Cuts |
| Number of layers between HDMI routing region and reference ground plane | - | - | 0 | Layers |
| PCB trace width | - | 4 | - | Mils |
| PCB BGA escape via pad size | - | 20 | - | Mils |
| PCB BGA escape via hole size | - | 10 | | Mils |
| Processor device BGA pad size (1)(2) | | 0.3 | | mm |

⁽¹⁾ Non-solder mask defined pad.

⁽²⁾ DS = differential spacing of the HDMI traces.

⁽²⁾ Per IPC-7351A BGA pad size guideline.



8.9.1.6 Grounding

Each TMDS channel has its own shield pin which should be grounded to provide a return current path for the TMDS signal.

8.9.2 HDMI Peripheral Register Descriptions

Table 8-64. HDMI Wrapper Registers

| HEX ADDRESS | ACRONYM | REGISTER NAME |
|-------------|-----------------------|-------------------------------------|
| 0x46C0 0000 | HDMI_WP_REVISION | IP Revision Identifier |
| 0x46C0 0010 | HDMI_WP_SYSCONFIG | Clock Management Configuration |
| 0x46C0 0024 | HDMI_WP_IRQSTATUS_RAW | Raw Interrupt Status |
| 0x46C0 0028 | HDMI_WP_IRQSTATUS | Interrupt Status |
| 0x46C0 002C | HDMI_WP_IRQENABLE_SET | Interrupt Enable |
| 0x46C0 0030 | HDMI_WP_IRQENABLE_CLR | Interrupt Disable |
| 0x46C0 0034 | HDMI_WP_IRQWAKEEN | IRQ Wakeup |
| 0x46C0 0050 | HDMI_WP_VIDEO_CFG | Configuration of HDMI Wrapper Video |
| 0x46C0 0070 | HDMI_WP_CLK | Configuration of Clocks |
| 0x46C0 0080 | HDMI_WP_AUDIO_CFG | Audio Configuration in FIFO |
| 0x46C0 0084 | HDMI_WP_AUDIO_CFG2 | Audio Configuration of DMA |
| 0x46C0 0088 | HDMI_WP_AUDIO_CTRL | Audio FIFO Control |
| 0x46C0 008C | HDMI_WP_AUDIO_DATA | TX Data of FIFO |

Table 8-65. HDMI Core System Registers

| HEX ADDRESS | ACRONYM | REGISTER NAME |
|---------------------------|-----------|------------------|
| 0x46C0 0400 | VND_IDL | Vendor ID |
| 0x46C0 0404 | VND_IDH | Vendor ID |
| 0x46C0 0408 | DEV_IDL | Device ID |
| 0x46C0 040C | DEV_IDH | Device ID |
| 0x46C0 0410 | DEV_REV | Device Revision |
| 0x46C0 0414 | SRST | Software Reset |
| 0x46C0 0420 | SYS_CTRL1 | System Control 1 |
| 0x46C0 0424 | SYS_STAT | System Status |
| 0x46C0 0428 | SYS_CTRL3 | Legacy |
| 0x46C0 0434 | DCTL | Data Control |
| 0x46C0 043C - 0x46C0 0494 | - | Reserved |
| 0x46C0 0498 | RI_STAT | Ri Status |
| 0x46C0 049C | RI_CMD | Ri Command |
| 0x46C0 04A0 | RI_START | Ri Line Start |
| 0x46C0 04A4 | RI_RX_L | Ri From RX |
| 0x46C0 04A8 | RI_RX_H | Ri From RX |
| 0x46C0 04AC | RI_DEBUG | Ri Debug |
| 0x46C0 04C8 | DE_DLY | VIDEO DE Delay |
| 0x46C0 04C8 | DE_DLY | VIDEO DE Delay |
| 0x46C0 04CC | DE_CTRL | VIDEO DE Control |
| 0x46C0 04D0 | DE_TOP | VIDEO DE Top |
| 0x46C0 04D8 | DE_CNTL | VIDEO DE Count |
| 0x46C0 04DC | DE_CNTH | VIDEO DE Count |
| 0x46C0 04E0 | DE_LINL | VIDEO DE Line |



Table 8-65. HDMI Core System Registers (continued)

| HEX ADDRESS | ACRONYM | REGISTER NAME |
|----------------------------|---------------------------------|--|
| 0x46C0 04E4 | DE_LINH_1 | VIDEO DE Line |
| 0x46C0 04E8 | HRES_L | Video H Resolution |
| 0x46C0 04EC | HRES_H | Video H Resolution |
| 0x46C0 04F0 | VRES_L | Video V Resolution |
| 0x46C0 04F4 | VRES_H | Video V Resolution |
| 0x46C0 04F8 | IADJUST | Video Interlace Adjustment |
| 0x46C0 04FC | POL_DETECT | Video SYNC Polarity Detection |
| 0x46C0 0500 | HBIT_2HSYNC1 | Video Hbit to HSYNC |
| 0x46C0 0504 | HBIT_2HSYNC2 | Video Hbit to HSYNC |
| 0x46C0 0508 | FLD2_HS_OFSTL | Video Field2 HSYNC Offset |
| 0x46C0 050C | FLD2_HS_OFSTH | Video Field2 HSYNC Offset |
| 0x46C0 0510 | HWIDTH1 | Video HSYNC Length |
| 0x46C0 0514 | HWIDTH2 | Video HSYNC Length |
| 0x46C0 0518 | VBIT_TO_VSYNC | Video Vbit to VSYNC |
| 0x46C0 051C | VWIDTH | Video VSYNC Length |
| 0x46C0 0520 | VID_CTRL | Video Control |
| 0x46C0 0524 | VID_ACEN | Video Action Enable |
| 0x46C0 0528 | VID_MODE | Video Mode1 |
| 0x46C0 052C | VID_BLANK1 | Video Blanking |
| 0x46C0 0530 | VID_BLANK2 | Video Blanking |
| 0x46C0 0534 | VID_BLANK3 | Video Blanking |
| 0x46C0 0538 | DC_HEADER | Deep Color Header |
| 0x46C0 053C | VID_DITHER | Video Mode2 |
| 0x46C0 0540 | RGB2XVYCC_CT | RGB_2_xvYCC control |
| 0x46C0 0544 | R2Y_COEFF_LOW | RGB_2_xvYCC Conversion R_2_Y |
| 0x46C0 0548 | R2Y_COEFF_UP | RGB_2_xvYCC Conversion R_2_Y |
| 0x46C0 054C | G2Y_COEFF_LOW | RGB_2_xvYCC Conversion G_2_Y |
| 0x46C0 0550 | G2Y_COEFF_UP | RGB_2_xvYCC Conversion G_2_Y |
| 0x46C0 0554 | B2Y COEFF LOW | RGB_2_xvYCC Conversion B_2_Y |
| 0x46C0 0558 | B2Y_COEFF_UP | RGB_2_xvYCC Conversion B_2_Y |
| 0x46C0 055C | R2CB_COEFF_LOW | RGB_2_xvYCC Conversion R_2_Cb |
| 0x46C0 0560 | R2CB_COEFF_UP | RGB_2_xvYCC Conversion R_2_Cb |
| 0x46C0 0564 | G2CB_COEFF_LOW | RGB_2_xvYCC Conversion G_2_Cb |
| 0x46C0 0568 | G2CB_COEFF_UP | RGB_2_xvYCC Conversion G_2_Cb |
| 0x46C0 056C | B2CB_COEFF_LOW | RGB 2 xvYCC Conversion B 2 Cb |
| 0x46C0 0570 | B2CB_COEFF_UP | RGB_2_xvYCC Conversion B_2_Cb |
| 0x46C0 0574 | R2CR_COEFF_LOW | RGB_2_xvYCC Conversion R_2_Cr |
| 0x46C0 0578 | R2CR_COEFF_UP | RGB_2_xvYCC Conversion R_2_Cr |
| 0x46C0 057C | G2CR COEFF LOW | RGB 2 xvYCC Conversion G 2 Cr |
| 0x46C0 0580 | G2CR_COEFF_UP | RGB_2_xvYCC Conversion G_2_Cr |
| 0x46C0 0584 | B2CR_COEFF_LOW | RGB_2_xvYCC Conversion B_2_Cr |
| 0x46C0 0588 | B2CR_COEFF_UP | RGB_2_xvYCC Conversion B_2_Cr |
| 0x46C0 058C | RGB_OFFSET_LOW | RGB_2_xvYCC RGB Input Offset |
| 0x46C0 058C | RGB_OFFSET_LOW RGB_OFFSET_UP | RGB_2_xvYCC RGB Input Offset |
| 0x46C0 0590 | Y_OFFSET_LOW | RGB_2_xvYCC Conversion Y Output Offset |
| 0x46C0 0594 0x46C0 0598 | Y_OFFSET_UP | RGB_2_xvYCC Conversion Y Output Offset |
| 084000 0090 | CBCR_OFFSET_LOW | RGB_2_xvYCC Conversion Y Output Offset |



Table 8-65. HDMI Core System Registers (continued)

| HEX ADDRESS | HEX ADDRESS ACRONYM REGISTER NAME | | | |
|-------------|-----------------------------------|---|--|--|
| 0x46C0 05A0 | CBCR_OFFSET_UP | RGB_2_xvYCC Conversion CbCr Output Offset | | |
| 0x46C0 05C0 | INTR_STATE | Interrupt State | | |
| 0x46C0 05C4 | INTR1 | Interrupt Source | | |
| 0x46C0 05C8 | INTR2 | Interrupt Source | | |
| 0x46C0 05CC | INTR3 | Interrupt Source | | |
| 0x46C0 05D0 | INTR4 | Interrupt Source | | |
| 0x46C0 05D4 | INT_UNMASK1 | Interrupt Unmask | | |
| 0x46C0 05D8 | INT_UNMASK2 | Interrupt Unmask | | |
| 0x46C0 05DC | INT_UNMASK3 | Interrupt Unmask | | |
| 0x46C0 05E0 | INT_UNMASK4 | Interrupt Unmask | | |
| 0x46C0 05E4 | INT_CTRL | Interrupt Control | | |
| 0x46C0 0640 | XVYCC2RGB_CTL | xvYCC_2_RGB Control | | |
| 0x46C0 0644 | Y2R_COEFF_LOW | xvYCC_2_RGB Conversion Y_2_R | | |
| 0x46C0 0648 | Y2R_COEFF_UP | xvYCC_2_RGB Conversion Y_2_R | | |
| 0x46C0 064C | CR2R_COEFF_LOW | xvYCC_2_RGB Conversion Cr_2_R | | |
| 0x46C0 0650 | CR2R_COEFF_UP | xvYCC_2_RGB Conversion Cr_2_R | | |
| 0x46C0 0654 | CB2B_COEFF_LOW | xvYCC_2_RGB Conversion Cb_2_B | | |
| 0x46C0 0658 | CB2B_COEFF_UP | xvYCC_2_RGB Conversion Cb_2_B | | |
| 0x46C0 065C | CR2G_COEFF_LOW | xvYCC_2_RGB Conversion Cr_2_G | | |
| 0x46C0 0660 | CR2G_COEFF_UP | xvYCC_2_RGB Conversion Cr_2_G | | |
| 0x46C0 0664 | CB2G_COEFF_LOW | xvYCC_2_RGB Conversion Cb_2_G | | |
| 0x46C0 0668 | CB2G_COEFF_UP | xvYCC_2_RGB Conversion Cb_2_G | | |
| 0x46C0 066C | YOFFSET1_LOW | xvYCC_2_RGB Conversion Y Offset | | |
| 0x46C0 0670 | YOFFSET1_UP | xvYCC_2_RGB Conversion Y Offset | | |
| 0x46C0 0674 | OFFSET1_LOW | xvYCC_2_RGB Conversion Offset1 | | |
| 0x46C0 0678 | OFFSET1_MID | xvYCC_2_RGB Conversion Offset1 | | |
| 0x46C0 067C | OFFSET1_UP | xvYCC_2_RGB Conversion Offset1 | | |
| 0x46C0 0680 | OFFSET2_LOW | xvYCC_2_RGB Conversion Offset2 | | |
| 0x46C0 0684 | OFFSET2_UP | xvYCC_2_RGB Conversion Offset2 | | |
| 0x46C0 0688 | DCLEVEL_LOW | xvYCC_2_RGB Conversion DC Level | | |
| 0x46C0 068C | DCLEVEL_UP | xvYCC_2_RGB Conversion DC Level | | |
| 0x46C0 07B0 | DDC_MAN | DDC I2C Manual | | |
| 0x46C0 07B4 | DDC_ADDR | DDC I2C Target Slave Address | | |
| 0x46C0 07B8 | DDC_SEGM | DDC I2C Target Segment Address | | |
| 0x46C0 07BC | DDC_OFFSET | DDC I2C Target Offset Address | | |
| 0x46C0 07C0 | DDC_COUNT1 | DDC I2C Data Count | | |
| 0x46C0 07C4 | DDC_COUNT2 | DDC I2C Data Count | | |
| 0x46C0 07C8 | DDC_STATUS | DDC I2C Status | | |
| 0x46C0 07CC | DDC_CMD | DDC I2C Command | | |
| 0x46C0 07D0 | DDC_DATA | DDC I2C Data | | |
| 0x46C0 07D4 | DDC_FIFOCNT | DDC I2C FIFO Count | | |
| 0x46C0 07E4 | EPST | ROM Status | | |
| 0x46C0 07E8 | EPCM | ROM Command | | |



Table 8-66. HDMI IP Core Gamut Registers

| HEX ADDRESS | ACRONYM | REGISTER NAME |
|--|---------------------------------|----------------|
| 0x46C0 0800 | GAMUT_HEADER1 | Gamut Metadata |
| 0x46C0 0804 | GAMUT_HEADER2 | Gamut Metadata |
| 0x46C0 0808 | GAMUT_HEADER3 | Gamut Metadata |
| 0x46C0 080C - 0x46C0 0878 (0x4 byte increments) | GAMUT_DBYTE0 - GAMUT_DBYTE27 | Gamut Metadata |

Table 8-67. HDMI IP Core Audio Video Registers

| HEX ADDRESS | ACRONYM | REGISTER NAME |
|-------------|------------------|---|
| 0x46C0 0904 | ACR_CTRL | ACR Control |
| 0x46C0 0908 | FREQ_SVAL | ACR Audio Frequency |
| 0x46C0 090C | N_SVAL1 | ACR N Software Value |
| 0x46C0 0910 | N_SVAL2 | ACR N Software Value |
| 0x46C0 0914 | N_SVAL3 | ACR N Software Value |
| 0x46C0 0918 | CTS_SVAL1 | ACR CTS Software Value |
| 0x46C0 091C | CTS_SVAL2 | ACR CTS Software Value |
| 0x46C0 0920 | CTS_SVAL3 | ACR CTS Software Value |
| 0x46C0 0924 | CTS_HVAL1 | ACR CTS Hardware Value |
| 0x46C0 0928 | CTS_HVAL2 | ACR CTS Hardware Value |
| 0x46C0 092C | CTS_HVAL3 | ACR CTS Hardware Value |
| 0x46C0 0950 | AUD_MODE | Audio In Mode |
| 0x46C0 0954 | SPDIF_CTRL | Audio In S/PDIF Control |
| 0x46C0 0960 | HW_SPDIF_FS | Audio In S/PDIF Extracted Fs and Length |
| 0x46C0 0964 | SWAP_I2S | Audio In I2S Channel Swap |
| 0x46C0 096C | SPDIF_ERTH | Audio Error Threshold |
| 0x46C0 0970 | I2S_IN_MAP | Audio In I2S Data In Map |
| 0x46C0 0974 | I2S_IN_CTRL | Audio In I2S Control |
| 0x46C0 0978 | I2S_CHST0 | Audio In I2S Channel Status |
| 0x46C0 097C | I2S_CHST1 | Audio In I2S Channel Status |
| 0x46C0 0980 | I2S_CHST2 | Audio In I2S Channel Status |
| 0x46C0 0984 | I2S_CHST4 | Audio In I2S Channel Status |
| 0x46C0 0988 | I2S_CHST5 | Audio In I2S Channel Status |
| 0x46C0 098C | ASRC | Audio Sample Rate Conversion |
| 0x46C0 0990 | I2S_IN_LEN | Audio I2S Input Length |
| 0x46C0 09BC | HDMI_CTRL | HDMI Control |
| 0x46C0 09C0 | AUDO_TXSTAT | Audio Path Status |
| 0x46C0 09CC | AUD_PAR_BUSCLK_1 | Audio Input Data Rate Adjustment |
| 0x46C0 09D0 | AUD_PAR_BUSCLK_2 | Audio Input Data Rate Adjustment |
| 0x46C0 09D4 | AUD_PAR_BUSCLK_3 | Audio Input Data Rate Adjustment |
| 0x46C0 09F0 | TEST_TXCTRL | Test Control |
| 0x46C0 09F4 | DPD | Diagnostic Power Down |
| 0x46C0 09F8 | PB_CTRL1 | Packet Buffer Control 1 |
| 0x46C0 09FC | PB_CTRL2 | Packet Buffer Control 2 |
| 0x46C0 0A00 | AVI_TYPE | Packet |
| 0x46C0 0A04 | AVI_VERS | Packet |
| 0x46C0 0A08 | AVI_LEN | Packet |
| 0x46C0 0A0C | AVI_CHSUM | Packet |



Table 8-67. HDMI IP Core Audio Video Registers (continued)

| HEX ADDRESS | ACRONYM | REGISTER NAME |
|--|--------------------------------|------------------------|
| 0x46C0 0A10 - 0x46C0 0A48 (0x4 byte increments) | AVI_DBYTE0 - AVI_DBYTE14 | Packet |
| 0x46C0 0A80 | SPD_TYPE | SPD InfoFrame |
| 0x46C0 0A84 | SPD_VERS | SPD InfoFrame |
| 0x46C0 0A88 | SPD_LEN | SPD InfoFrame |
| 0x46C0 0A8C | SPD_CHSUM | SPD InfoFrame |
| 0x46C0 0A90 - 0x46C0 0AF8 (0x4 byte increments) | SPD_DBYTE0 - SPD_DBYTE26 | SPD InfoFrame |
| 0x46C0 0B00 | AUDIO_TYPE | Audio InfoFrame |
| 0x46C0 0B04 | AUDIO_VERS | Audio InfoFrame |
| 0x46C0 0B08 | AUDIO_LEN | Audio InfoFrame |
| 0x46C0 0B0C | AUDIO_CHSUM | Audio InfoFrame |
| 0x46C0 0B10 - 0x46C0 0B34 (0x4 byte increments) | AUDIO_DBYTE0 - AUDIO_DBYTE9 | Audio InfoFrame |
| 0x46C0 0B80 | MPEG_TYPE | MPEG InfoFrame |
| 0x46C0 0B84 | MPEG_VERS | MPEG InfoFrame |
| 0x46C0 0B88 | MPEG_LEN | MPEG InfoFrame |
| 0x46C0 0B8C | MPEG_CHSUM | MPEG InfoFrame |
| 0x46C0 0B90 - 0x46C0 0BF8 (0x4 byte increments) | MPEG_DBYTE0 - MPEG_DBYTE26 | MPEG InfoFrame |
| 0x46C0 0C00 - 0x46C0 0C78 (0x4 byte increments) | GEN_DBYTE0 - GEN_DBYTE30 | Generic Packet |
| 0x46C0 0C7C | CP_BYTE1 | General Control Packet |
| 0x46C0 0C80 - 0x46C0 0CF8 (0x4 byte increments) | GEN2_DBYTE0 - GEN2_DBYTE30 | Generic Packet 2 |
| 0x46C0 0CFC | CEC_ADDR_ID | CEC Slave ID |

Table 8-68. HDMI IP Core CEC Registers

| HEX ADDRESS | ACRONYM | REGISTER NAME |
|--|---------------------------------------|--------------------------|
| 0x46C0 0D00 | CEC_DEV_ID | CEC Device ID |
| 0x46C0 0D04 | CEC_SPEC | CEC Specification |
| 0x46C0 0D08 | CEC_SUFF | CEC Specification Suffix |
| 0x46C0 0D0C | CEC_FW | CEC Firmware Revision |
| 0x46C0 0D10 | CEC_DBG_0 | CEC Debug 0 |
| 0x46C0 0D14 | CEC_DBG_1 | CEC Debug 1 |
| 0x46C0 0D18 | CEC_DBG_2 | CEC Debug 2 |
| 0x46C0 0D1C | CEC_DBG_3 | CEC Debug 3 |
| 0x46C0 0D20 | CEC_TX_INIT | CEC Tx Initialization |
| 0x46C0 0D24 | CEC_TX_DEST | CEC Tx Destination |
| 0x46C0 0D38 | CEC_SETUP | CEC Set Up |
| 0x46C0 0D3C | CEC_TX_COMMAND | CEC Tx Command |
| 0x46C0 0D40 - 0x46C0 0D78 (0x4 byte increments) | CEC_TX_OPERAND0 - CEC_TX_OPERAND14 | CEC Tx Operand |
| 0x46C0 0D7C | CEC_TRANSMIT_DATA | CEC Transmit Data |
| 0x46C0 0D88 | CEC_CA_7_0 | CEC Capture ID0 |
| 0x46C0 0D8C | CEC_CA_15_8 | CEC Capture ID0 |
| 0x46C0 0D90 | CEC_INT_ENABLE_0 | CEC Interrupt Enable 0 |
| 0x46C0 0D94 | CEC_INT_ENABLE_1 | CEC Interrupt Enable 1 |
| 0x46C0 0D98 | CEC_INT_STATUS_0 | CEC Interrupt Status 0 |



Table 8-68. HDMI IP Core CEC Registers (continued)

| HEX ADDRESS | ACRONYM | REGISTER NAME |
|--|---------------------------------------|------------------------|
| 0x46C0 0D9C | CEC_INT_STATUS_1 | CEC Interrupt Status 1 |
| 0x46C0 0DB0 | CEC_RX_CONTROL | CEC RX Control |
| 0x46C0 0DB4 | CEC_RX_COUNT | CEC Rx Count |
| 0x46C0 0DB8 | CEC_RX_CMD_HEADER | CEC Rx Command Header |
| 0x46C0 0DBC | CEC_RX_COMMAND | CEC Rx Command |
| 0x46C0 0DC0 - 0x46C0 0DF8 (0x4 byte increments) | CEC_RX_OPERAND0 - CEC_RX_OPERAND14 | CEC Rx Operand |

Table 8-69. HDMI PHY Registers

| HEX ADDRESS | ACRONYM | REGISTER NAME |
|-------------|------------|---------------|
| 0x4812 2004 | TMDS_CNTL2 | TMDS Control |
| 0x4812 2008 | TMDS_CNTL3 | TMDS Control |
| 0x4812 200C | BIST_CNTL | BIST Control |
| 0x4812 2020 | TMDS_CNTL9 | TMDS Control |



8.10 High-Definition Video Processing Subsystem (HDVPSS)

The device High-Definition Video Processing Subsystem (HDVPSS) provides a video input interface for external imaging peripherals (that is, image sensors, video decoders, etc.) and a video output interface for display devices, such as analog SDTV displays, analog/digital HDTV displays, digital LCD panels, etc. It includes HD and SD video encoders, and an HDMI transmitter interface.

The device HDVPSS features include:

- High quality (HD) and medium quality (SD) display processing pipelines with de-interlacing, scaling, noise reduction, alpha blending, chroma keying, color space conversion, flicker filtering, and pixel format conversion.
- HD/SD compositor features for PIP support.
- Format conversions (up to 1080p 60 Hz) include scan format conversion, scan rate conversion, aspectratio conversion, and frame size conversion.
- Supports additional video processing capabilities by using the subsystem's memory-to-memory feature.
- Two parallel video processing pipelines support HD (up to 1080p60) and SD (NTSC/PAL) simultaneous outputs.
 - HD analog component output with OSD and embedded timing codes (BT.1120)
 - 3-channel HD-DAC with 12-bit resolution.
 - External HSYNC and VSYNC signals available on silicon revision 2.x devices. For more details, see below.
 - SD analog output with OSD with embedded timing codes (BT.656)
 - Simultaneous component, S-video and composite
 - 4-channel SD-DAC with 10-bit resolution
 - Options available to support MacroVision and CGMS-A (contact local TI Sales rep for information).
 - Digital HDMI 1.3a compliant transmitter (for details, see Section 8.9, High-Definition Multimedia Interface (HDMI)).
- Up to two (one 16/24/30-bit and one 16-bit) digital video outputs (up to 165 MHz).
 - VOUT[0] can output up to 30-bit video and supports RGB, YUV444, Y/C and BT.656 modes.
 - VOUT[1] can output up to 16-bit video and supports Y/C and BT.656 modes.
- Two (one 16/24-bit and one 16-bit) independently configurable external video input capture ports (up to 165 MHz).
 - 16/24-bitHD digital video input or dual clock independent 8-bit SD inputs on each capture port.
 - VIN[0] can accept single-channel 16/24-bit (YCbCr/RGB) video or dual-channel 8-bit (YCbCr) video.
 - VIN[1] can accept single-channel 16-bit (YCbCr) video or dual-channel 8-bit (YCbCr) video.
 - Embedded sync and external sync modes are supported for all input configurations.
 - De-multiplexing of both pixel-to-pixel and line-to-line multiplexed streams, effectively supporting up to 16 simultaneous SD inputs with a glueless interface to an external multiplexer such as the TVP5158.
 - Additional features include: programmable color space conversion, scaler and chroma downsampler, ancillary VANC/VBI data capture (decoded by software), noise reduction.



- Availability of a combination of these digital video input/output port configurations, control signals for multiple 8-bit ports, as well as separate synchronization signals is limited by the device pin multiplexing (for details, see Section 4.4). The following video inputs/outputs are not multiplexed and are always available:
 - SD DAC composite, S-video, component out
 - HD DAC component out
 - HDMI output (same as VOUT[1])
 - 16-bit VOUT[0] (embedded sync)
 - Single 16-bit/dual 8-bit VIN[0] (embedded sync).
- · Graphics features:
 - Three independently-generated graphics layers.
 - Each supports full-screen resolution graphics in HD, SD or both.
 - Up/down scaler optimized for graphics.
 - Global and pixel-level alpha blending supported.
- Discrete external HSYNC and VSYNC signals for the HD-DAC are available on silicon revision 2.x devices. These signals are mapped to the following pins (for details, see Section 3.2.20):
 - HSYNC AR5/AT9/AR8
 - VSYNC AL5/AP9/AL9

The functionality of these pins is set using the SPARE_CTRL0 register (address: 0x4814 0724). Figure 8-67 and Table 8-70 describe the SPARE_CTRL0 register.

Note: When changing this register, read original value and write back same value in Reserved fields.

For example, these are the steps required to use the pins AR8 and AL9 as the DAC_HSYNC/VSYNC signals:

- 1. Set the PINCTRLx registers for AR8 and AL9 as follows:
 - $0x4814\ 0894 = 0x00000001$
 - 0x4814 0898 = 0x00000001
- 2. Select analog VENC sync out option as follows:
 - $0x4814\ 0724 = 0x00000004$



Figure 8-67. SPARE_CTRL0 Register

Table 8-70. SPARE_CTRL0 Register Field Descriptions

| Bit | Field | Value | Description |
|------|----------|-------|---|
| 31:3 | Reserved | 0 | Reserved |
| 2 | | | To Select DAC or VOUT[0] Source Signals |
| | | 0 | Selects VOUT[0]_AVID/FLD |
| | | 1 | Selects DAC_HSYNC/VSYNC |
| 1 | | | To Select DAC or VOUT[1] Source Signals |
| | | 0 | Selects VOUT[1]_HSYNC/VSYNC |
| | | 1 | Selects DAC_HSYNC/VSYNC |
| 0 | Reserved | 0 | Reserved |

For more detailed information on specific features, see the HDVPSS chapter in the *TMS320C6A816x C6000 DSP+ARM Processors Technical Reference Manual* (literature number SPRUGX9).



8.10.1 HDVPSS Electrical Data/Timing

Table 8-71. Timing Requirements for HDVPSS Input

(see Figure 8-68 and Figure 8-69)

| NO. | Igure 0-00 and right | , | MIN | MAX | UNIT |
|-----|---|---|---------------------|------|------|
| | - | VIN[x]A_CLK | + | | |
| 1 | t _{c(CLK)} | Cycle time, VIN[x]A_CLK | 6.06 ⁽¹⁾ | | ns |
| 2 | t _{w(CLKH)} | Pulse duration, VIN[x]A_CLK high (45% of t _c) | 2.73 | | ns |
| 3 | t _{w(CLKH)} | Pulse duration, VIN[x]A_CLK low (45% of t _c) | 2.73 | | ns |
| 7 | t _{t(CLK)} | Transition time, VIN[x]A_CLK (10%-90%) | | 2.64 | ns |
| | t _{su(DE-CLK)} | | | | |
| | t _{su(VSYNC-CLK)} | Input setup time, control valid to VIN[x]A_CLK high | 3.75 | | |
| 4 | t _{su(FLD-CLK)} | Imput Setup time, control valid to VingAjA_CER night | 3.75 | | ns |
| | t _{su(HSYNC-CLK)} | | | | |
| | t _{su(D-CLK)} | Input setup time, data valid to VIN[x]A_CLK high | 3.75 | | |
| | t _{h(CLK-DE)} | | | | |
| | t _{h(CLK-VSYNC)} | Input hold time, control valid from VIN[x]A_CLK high | 0 (2) | | |
| 5 | t _{h(CLK-FLD)} | Input hold time, control valid from Viv(x)x_oetx high | | | ns |
| | t _{h(CLK-HSYNC)} | | | | |
| | t _{h(CLK-D)} Input hold time, data valid from VIN[x]A_CLK high | | 0 (2) | | |
| | | VIN[x]B_CLK | | | |
| 1 | t _{c(CLK)} | Cycle time, VIN[x]B_CLK | 6.06 ⁽¹⁾ | | ns |
| 2 | t _{w(CLKH)} | Pulse duration, VIN[x]B_CLK high (45% of t _c) | 2.73 | | ns |
| 3 | t _{w(CLKH)} | Pulse duration, VIN[x]B_CLK low (45% of t _c) | 2.73 | | ns |
| 7 | t _{t(CLK)} | Transition time, VIN[x]B_CLK (10%-90%) | | 2.64 | ns |
| | t _{su(DE-CLK)} | | | | |
| | t _{su(VSYNC-CLK)} | Input setup time, control valid to VIN[x]B_CLK high | 3.75 | | |
| 4 | t _{su(FLD-CLK)} | input cottap timo, control valid to vinqxjp_colit ingri | | | ns |
| | t _{su(HSYNC-CLK)} | | | | |
| | t _{su(D-CLK)} | Input setup time, data valid to VIN[x]B_CLK high | 3.75 | | |
| | t _{h(CLK-DE)} | | | | |
| | t _{h(CLK-VSYNC)} | Input hold time, control valid from VIN[x]B_CLK high | 0 (2) | | |
| 5 | t _{h(CLK-FLD)} | | | | ns |
| | t _{h(CLK-HSYNC)} | | (0) | | |
| | t _{h(CLK-D)} | Input hold time, data valid from VIN[x]B_CLK high | 0 (2) | | |

For maximum frequency of 165 MHz. When interfacing to a device with a minimum delay time of 0 ns, propagation delay of the data traces must be bigger than that of the clock traces.



Table 8-72. Switching Characteristics Over Recommended Operating Conditions for HDVPSS Output

(see Figure 8-68 and Figure 8-70)

| NO. | | PARAMETER | | | UNIT |
|-----|---------------------------|---|---------------------|---------------------|------|
| 1 | t _{c(CLK)} | Cycle time, VOUT[x]_CLK | 6.06 ⁽¹⁾ | | ns |
| 2 | t _{w(CLKH)} | Pulse duration, VOUT[x]_CLK high (45% of t _c) | 2.73 | | ns |
| 3 | t _{w(CLKL)} | Pulse duration, VOUT[x]_CLK low (45% of t _c) | 2.73 | | ns |
| 7 | $t_{t(CLK)}$ | Transition time, VOUT[x]_CLK (10%-90%) | | 2.64 | ns |
| | t _{d(CLK-AVID)} | | | 4.85 ⁽³⁾ | |
| | t _{d(CLK-FLD)} | Delay time, VOUT[x]_CLK to control valid | 1.64 ⁽²⁾ | | ns |
| | t _{d(CLK-VSYNC)} | Delay time, VOOT[x]_CEN to control valid | 1.04 | | 115 |
| | t _{d(CLK-HSYNC)} | | | | |
| 6 | t _{d(CLK-RCR)} | | | | |
| | t _{d(CLK-GYYC)} | Delay time, VOUT[0]_CLK to data valid | | | |
| | t _{d(CLK-BCBC)} | | 1.64 ⁽²⁾ | 4.85 ⁽³⁾ | ns |
| | t _{d(CLK-YYC)} | Delay time, VOUT[1]_CLK to data valid | | | |
| | t _{d(CLK-C)} | belay time, voor[1]_ork to data valid | | | |

- (1) For maximum frequency of 165 MHz.
- 2) Min Delay Time = T_c * 0.27, where T_c is the clock cycle time. **Note:** When interfacing to devices where setup/hold margins are minimal, care must be taken to match board trace length delay for clock and data signals.
- (3) Max Delay Time = T_c * 0.80, where T_c is the clock cycle time. Note: When interfacing to devices where setup/hold margins are minimal, care must be taken to match board trace length delay for clock and data signals.




Figure 8-68. HDVPSS Clock Timing






Figure 8-70. HDVPSS Output Timing



8.10.2 Video DAC Guidelines and Electrical Data/Timing

The device's analog video DAC outputs are designed to drive a $37.5-\Omega$ load. Figure 8-71 describes a typical circuit that permits connecting the analog video output from the device to standard $75-\Omega$ impedance video systems. The device requires the use of a buffer to drive the actual video outputs, so one solution is to use a video amplifier with integrated buffer and internal filter, such as the Texas Instruments THS7360, which provides a complete solution for the typical output circuit shown in Figure 8-71.




Figure 8-71. Typical Output Circuits for Analog Video from DACs

During board design, the onboard traces and parasitics must be matched for the channel. The video DAC output pin (IOUTx) is a very high-frequency analog signal and must be routed with extreme care. As a result, the path of this signal must be as short as possible, and as isolated as possible from other interfering signals. The load resistor and amplifier/buffer should be placed close together and as close as possible to the device pins. Other layout guidelines include:

- Take special care to bypass the DAC power supply pin with a capacitor.
- Place the 75-Ω resistor as close as possible (<0.5") to the amplifier/buffer (THS7360) output pin.
- To maintain a high quality video signal, 75-Ω (±10%) characteristic impedance traces should be used after the 75-Ω series resistor.
- Minimize input trace lengths to the device to reduce parasitic capacitance.
- Include solid ground return paths.
- Match trace lengths as close as possible within a video format group (that is, Y, Pb, and Pr for component output, and Y and C for s-video output should match each other).

For additional video DAC design guidelines, see the HDVPSS chapter in the *TMS320C6A816x C6000 DSP+ARM Processors Technical Reference Manual* (literature number <u>SPRUGX9</u>).

Table 8-73. DAC Specifications

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNIT |
|--|--|-----|------|------|------|
| Resolution | HD DACs | | 12 | | Bits |
| | SD DACs | | 10 | | Bits |
| DC Accuracy - HD DACs | • | • | | • | |
| Integral Non-Linearity (INL), best fit | HD DACs | | | 1.5 | LSB |
| | SD DACs | | | 1.0 | LSB |
| Differential Non-Linearity (DNL) | HD DACs | | | 1.0 | LSB |
| | SD DACs | | | 0.5 | LSB |
| Analog Output | • | • | | • | |
| Output Resistor (R _{LOAD}) | HD and SD DACs | -1% | 37.5 | +1% | Ω |
| Full-Scale Output Current (IFS) | HD and SD DACs R _{LOAD} | | 13.3 | | mA |
| Output Compliance Range | HD and SD DACs IFS = 13.3 mA, R_{LOAD} = 37.5 Ω | 0 | | Vref | V |
| Zero Scale Offset Error (ZSET) | HD and SD DACs | | 0.5 | | LSB |
| Gain Error | HD and SD DACs | -10 | | 10 | % |

Peripheral Information and Timings

Copyright © 2010–2012, Texas Instruments Incorporated



Table 8-73. DAC Specifications (continued)

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNIT |
|--------------------------------------|--|-----|-------|-----|------|
| Channel matching | HD and SD DACs | | | 2 | % |
| Recommended External Amplification | HD DACs | | 4.5 | | V/V |
| | SD DACs | | 5.6 | | V/V |
| Reference | | | | | |
| Reference Voltage Range (VREF) | Input with External Reference | -5% | 0.5 | +5% | V |
| Full-Scale Current Adjust Resistors | R _{BIAS_HD} and R _{BIAS_SD} | -1% | 1.2 | +1% | kΩ |
| Dynamic Specifications | | | | · | |
| Output Update Rate (FCLK) | HD DACs at 1080i60 | | 74.25 | | MHz |
| | HD DACs at 1080p60 | | 148.5 | | MHz |
| | SD DACs | | 27 | 54 | MHz |
| Signal Bandwidth | HD DACs at 1080i60 | | 30 | | MHz |
| | HD DACs at 1080p60 | | 60 | | MHz |
| | SD DACs | | 6 | | MHz |
| Spurious - Free Dynamic Range (SFDR) | HD DACs at 1080i60 FCLK = 74.25 MHz, FOUT = 30 MHz | | 60 | | dB |
| | HD DACs at 1080p60 FCLK = 148.5 MHz, FOUT = 60 MHz | | 60 | | dB |
| | SD DACs FCLK = 27 MHz / 54 MHz, FOUT = 6 MHz | | 60 | | dB |



8.11 Inter-Integrated Circuit (I2C)

The device includes two inter-integrated circuit (I2C) modules which provide an interface to other devices compliant with Philips Semiconductors Inter-IC bus (I2C-bus[™]) specification version 2.1. External components attached to this 2-wire serial bus can transmit/receive 8-bit data to/from the device through the I2C module. The I2C port *does not* support CBUS compatible devices.

The I2C port supports the following features:

- Compatible with Philips I2C Specification Revision 2.1 (January 2000)
- Standard and fast modes from 10 400 Kbps (no fail-safe I/O buffers)
- Noise filter to remove noise 50 ns or less
- Seven- and ten-bit device addressing modes
- Multimaster transmitter/slave receiver mode
- Multimaster receiver/slave transmitter mode
- Combined master transmit/receive and receive/transmit modes
- Two DMA channels, one interrupt line
- Built-in FIFO (32 byte) for buffered read or write.

For more detailed information on the I2C peripheral, see the I2C chapter in the *TMS320C6A816x C6000 DSP+ARM Processors Technical Reference Manual* (literature number SPRUGX9).

8.11.1 I2C Peripheral Register Descriptions

Table 8-74. I2C Registers

| I2C0 HEX ADDRESS | I2C1 HEX ADDRESS | ACRONYM | REGISTER NAME |
|------------------|------------------|---------------------|------------------------------|
| 0x4802 8000 | 0x4802 A000 | I2C_REVNB_LO | Module Revision (LOW BYTES) |
| 0x4802 8004 | 0x4802 A004 | I2C_REVNB_HI | Module Revision (HIGH BYTES) |
| 0x4802 8010 | 0x4802 A010 | I2C_SYSC | System configuration |
| 0x4802 8020 | 0x4802 A020 | I2C_EOI | I2C End of Interrupt |
| 0x4802 8024 | 0x4802 A024 | I2C_IRQSTATUS_RAW | I2C Status Raw |
| 0x4802 8028 | 0x4802 A028 | I2C_IRQSTATUS | I2C Status |
| 0x4802 802C | 0x4802 A02C | I2C_IRQENABLE_SET | I2C Interrupt Enable Set |
| 0x4802 8030 | 0x4802 A030 | I2C_IRQENABLE_CLR | I2C Interrupt Enable Clear |
| 0x4802 8034 | 0x4802 A034 | I2C_WE | I2C Wakeup Enable |
| 0x4802 8038 | 0x4802 A038 | I2C_DMARXENABLE_SET | Receive DMA Enable Set |
| 0x4802 803C | 0x4802 A03C | I2C_DMATXENABLE_SET | Transmit DMA Enable Set |
| 0x4802 8040 | 0x4802 A040 | I2C_DMARXENABLE_CLR | Receive DMA Enable Clear |
| 0x4802 8044 | 0x4802 A044 | I2C_DMATXENABLE_CLR | Transmit DMA Enable Clear |
| 0x4802 8048 | 0x4802 A048 | I2C_DMARXWAKE_EN | Receive DMA Wakeup |
| 0x4802 804C | 0x4802 A04C | I2C_DMATXWAKE_EN | Transmit DMA Wakeup |
| 0x4802 8090 | 0x4802 A090 | I2C_SYSS | System Status |
| 0x4802 8094 | 0x4802 A094 | I2C_BUF | Buffer Configuration |
| 0x4802 8098 | 0x4802 A098 | I2C_CNT | Data Counter |
| 0x4802 809C | 0x4802 A09C | I2C_DATA | Data Access |
| 0x4802 80A4 | 0x4802 A0A4 | I2C_CON | I2C Configuration |
| 0x4802 80A8 | 0x4802 A0A8 | I2C_OA | I2C Own Address |
| 0x4802 80AC | 0x4802 A0AC | I2C_SA | I2C Slave Address |
| 0x4802 80B0 | 0x4802 A0B0 | I2C_PSC | I2C Clock Prescaler |
| 0x4802 80B4 | 0x4802 A0B4 | I2C_SCLL | I2C SCL Low Time |
| 0x4802 80B8 | 0x4802 A0B8 | I2C_SCLH | I2C SCL High Time |
| 0x4802 80BC | 0x4802 A0BC | I2C_SYSTEST | System Test |



Table 8-74. I2C Registers (continued)

| I2C0 HEX ADDRESS | I2C1 HEX ADDRESS | ACRONYM | REGISTER NAME |
|------------------|------------------|-------------|---------------------------|
| 0x4802 80C0 | 0x4802 A0C0 | I2C_BUFSTAT | I2C Buffer Status |
| 0x4802 80C4 | 0x4802 A0C4 | I2C_OA1 | I2C Own Address 1 |
| 0x4802 80C8 | 0x4802 A0C8 | I2C_OA2 | I2C Own Address 2 |
| 0x4802 80CC | 0x4802 A0CC | I2C_OA3 | I2C Own Address 3 |
| 0x4802 80D0 | 0x4802 A0D0 | I2C_ACTOA | Active Own Address |
| 0x4802 80D4 | 0x4802 A0D4 | I2C_SBLOCK | I2C Clock Blocking Enable |

8.11.2 I2C Electrical Data/Timing

Table 8-75. Timing Requirements for I2C Input

(see Figure 8-72)

| NO. | | | | MIN | MAX | UNIT |
|-----|---|---|-------------|-----|------|------|
| 4 | | Cycle time CCI | Standard_IC | 10 | | |
| 1 | t _{c(SCL)} | Cycle time, SCL | Fast_IC | 2.5 | | μs |
| 2 | | Setup time, SCL high before SDA low (for a | Standard_IC | 4.7 | | - 10 |
| | t _{su(SCLH-SDAL)} | repeated Start condition) | Fast_IC | 0.6 | | μs |
| 3 | 2 4 | | Standard_IC | 4 | | |
| 3 | th(SDAL-SCLL) | and a repeated Start condition) | Fast_IC | 0.6 | | μs |
| 4 | | Pulse duration, SCL low | Standard_IC | 4.7 | | - 10 |
| 4 | t _{w(SCLL)} | Pulse duration, SCL low | Fast_IC | 1.3 | | μs |
| 5 | t _{w(SCLH)} Pulse duration, SCL high | Rules duration SCI high | Standard_IC | 4 | | |
| 5 | | Fast_IC | 0.6 | | μs | |
| 6 | | Setup time, SDA valid before SCL high | Standard_IC | 250 | | no |
| 0 | t _{su(SDAV-SCLH)} | Setup time, SDA valid before SCL high | Fast_IC | 100 | | ns |
| 7 | | Hold time, SDA valid after SCL low (for I2C | Standard_IC | 0 | 3.45 | |
| , | th(SCLL-SDA) | bus devices) | Fast_IC | 0 | 0.9 | μs |
| 8 | | Pulse duration, SDA high between Stop and | Standard_IC | 4.7 | | |
| 0 | t _{w(SDAH)} | Start conditions | Fast_IC | 1.3 | | μs |
| 13 | | Setup time, high before SDA high (for Stop | Standard_IC | 4 | | |
| 13 | t _{su(SCLH-SDAH)} | condition) | Fast_IC | 0.6 | | μs |
| 14 | t _{w(SDA)} | Pulse duration, spike (must be suppressed) | Fast_IC | 0 | 50 | 20 |
| 14 | t _{w(SCL)} | Pulse duration, spike (must be suppressed) | Fast_IC | 0 | 50 | ns |




Figure 8-72. I2C Receive Timing



Table 8-76. Switching Characteristics Over Recommended Operating Conditions for I2C Output

(see Figure 8-73)

| NO. | | PARAMETER | | MIN | MAX | UNIT |
|-----|--|---|-------------|-----|------|------|
| 16 | | Cycle time, SCL | Standard_OC | 10 | | |
| 16 | t _{c(SCL)} | Cycle time, SCL | Fast_OC | 2.5 | | μs |
| 17 | 4 | Setup Time, SCL high before SDA low (for a | Standard_OC | 4.7 | | |
| 17 | t _{su(SCLH-SDAL)} | repeated START condition) | Fast_OC | 0.6 | | μs |
| 18 | 40 | Hold time, SCL low after SDA low (for a | Standard_OC | 4 | | 116 |
| 10 | th(SDAL-SCLL) | START and a repeated START condition | Fast_OC | 0.6 | | μs |
| 19 | | Pulse duration, SCL low | Standard_OC | 4.7 | | μs |
| 19 | t _{w(SCLL)} | Fulse duration, SCL low | Fast_OC | 1.3 | | |
| 20 | $ 20 t_{\text{w(SCLH)}} \qquad \qquad \text{Pulse duration, SCL high} $ | Pulso duration, SCI, high | Standard_OC | 4 | | μs |
| 20 | | Fulse duration, SCL high | Fast_OC | 0.6 | | μο |
| 21 | • | Setup time, SDA valid before SCL high | Standard_OC | 250 | | ns |
| 21 | t _{su(SDAV-SCLH)} | Setup time, SDA valid before SCL high | Fast_OC | 100 | | 115 |
| 22 | t | Hold time, SDA valid after SCL low (For IIC | Standard_OC | 0 | 3.45 | μs |
| 22 | th(SCLL-SDA) | bus devices) | Fast_OC | 0 | 0.9 | μδ |
| 23 | t | Pulse duration, SDA high between STOP and | Standard_OC | 4.7 | | μs |
| 23 | t _{w(SDAH)} | START conditions | Fast_OC | 1.3 | | |
| 28 | | Setup time, high before SDA high (for STOP | Standard_OC | 4 | | |
| 20 | Leu(SCI H-SDAH) | Fast_OC | 0.6 | | μs | |




Figure 8-73. I2C Transmit Timing



8.12 Multichannel Audio Serial Port (McASP)

The multichannel audio serial port (McASP) functions as a general-purpose audio serial port optimized for the needs of multichannel audio applications. The McASP is useful for time-division multiplexed (TDM) stream, Inter-Integrated Sound (I2S) protocols, and intercomponent digital audio interface transmission (DIT).

8.12.1 McASP Device-Specific Information

The device includes three multichannel audio serial port (McASP) interface peripherals (McASP0, McASP1, and McASP2). The McASP module consists of a transmit and receive section. These sections can operate completely independently with different data formats, separate master clocks, bit clocks, and frame syncs or, alternatively, the transmit and receive sections may be synchronized. The McASP module also includes shift registers that may be configured to operate as either transmit data or receive data. The transmit section of the McASP can transmit data in either a time-division-multiplexed (TDM) synchronous serial format or in a digital audio interface (DIT) format where the bit stream is encoded for S/PDIF, AES-3, IEC-60958, CP-430 transmission. The receive section of the McASP peripheral supports the TDM synchronous serial format.

The McASP module can support one transmit data format (either a TDM format or DIT format) and one receive format at a time. All transmit shift registers use the same format and all receive shift registers use the same format; however, the transmit and receive formats need not be the same. Both the transmit and receive sections of the McASP also support burst mode, which is useful for non-audio data (for example, passing control information between two devices).

The McASP peripheral has additional capability for flexible clock generation and error detection/handling, as well as error management.

The device McASP0 module has six serial data pins, while McASP1 and McASP2 are limited to two serial data pins each.

The McASP FIFO size is 256 bytes and two DMA and two interrupt requests are supported. Buffers are used transparently to better manage DMA, which can be leveraged to manage data flow more efficiently.

For more detailed information on and the functionality of the McASP peripheral, see the McASP chapter in the *TMS320C6A816x C6000 DSP+ARM Processors Technical Reference Manual* (literature number <u>SPRUGX9</u>).



8.12.2 McASP0, McASP1, and McASP2 Peripheral Register Descriptions

Table 8-77. McASP0/1/2 Registers

| MCASP0 ADDRESS | MCASP1 ADDRESS | MCASP2 ADDRESS | ACRONYM | REGISTER NAME |
|----------------|----------------|----------------|----------------------|--|
| 0x4803 8000 | 0x4803 C000 | 0x4805 0000 | PID | Peripheral ID |
| 0x4803 8004 | 0x4803 C004 | 0x4805 0004 | PWRIDLE SYSCONFIG | Power Idle SYSCONFIG |
| 0x4803 8010 | 0x4803 C010 | 0x4805 0010 | PFUNC | Pin Function |
| 0x4803 8014 | 0x4803 C014 | 0x4805 0014 | PDIR | Pin Direction |
| 0x4803 8018 | 0x4803 C018 | 0x4805 0018 | PDOUT | Pin Data Out |
| | | | PDIN | Pin Data Input (Read) Read returns pin data input |
| 0x4803 801C | 0x4803 C01C | 0x4805 001C | PDSET | Pin Data Set (Write) Writes effect pin data set (alternate write address PDOUT) |
| 0x4803 8020 | 0x4803 C020 | 0x4805 0020 | PDCLR | Pin Data Clear |
| 0x4803 8044 | 0x4803 C044 | 0x4805 0044 | GBLCTL | Global Control |
| 0x4803 8048 | 0x4803 C048 | 0x4805 0048 | AMUTE | Mute Control |
| 0x4803 804C | 0x4803 C04C | 0x4805 004C | LBCTL | Loop-Back Test Control |
| 0x4803 8050 | 0x4803 C050 | 0x4805 0050 | TXDITCTL | Transmit DIT Mode Control |
| 0x4803 8060 | 0x4803 C060 | 0x4805 0060 | GBLCTLR | Alias of GBLCTL containing only receiver reset bits; allows transmit to be reset independently from receive |
| 0x4803 8064 | 0x4803 C064 | 0x4805 0064 | RXMASK | Receiver Bit Mask |
| 0x4803 8068 | 0x4803 C068 | 0x4805 0068 | RXFMT | Receive Bitstream Format |
| 0x4803 806C | 0x4803 C06C | 0x4805 006C | RXFMCTL | Receive Frame Sync Control |
| 0x4803 8070 | 0x4803 C070 | 0x4805 0070 | ACLKRCTL | Receive Clock Control |
| 0x4803 8074 | 0x4803 C074 | 0x4805 0074 | AHCLKRCTL | High Frequency Receive Clock Control |
| 0x4803 8078 | 0x4803 C078 | 0x4805 0078 | RXTDM | Receive TDM Slot 0-31 |
| 0x4803 807C | 0x4803 C07C | 0x4805 007C | EVTCTLR | Receiver Interrupt Control |
| 0x4803 8080 | 0x4803 C080 | 0x4805 0080 | RXSTAT | Status Receiver |
| 0x4803 8084 | 0x4803 C084 | 0x4805 0084 | RXTDMSLOT | Current Receive TDM Slot |
| 0x4803 8088 | 0x4803 C088 | 0x4805 0088 | RXCLKCHK | Receiver Clock Check Control |
| 0x4803 808C | 0x4803 C08C | 0x4805 008C | REVTCTL | Receiver DMA Event Control |
| 0x4803 80A0 | 0x4803 C0A0 | 0x4805 00A0 | GBLCTLX | Alias of GBLCTL containing only transmit reset bits; allows transmit to be reset independently from receive |
| 0x4803 80A4 | 0x4803 C0A4 | 0x4805 00A4 | TXMASK | Transmit Format Unit Bit Mask |
| 0x4803 80A8 | 0x4803 C0A8 | 0x4805 00A8 | TXFMT | Transmit Bitstream Format |
| 0x4803 80AC | 0x4803 C0AC | 0x4805 00AC | TXFMCTL | Transmit Frame Sync Control |
| 0x4803 80B0 | 0x4803 C0B0 | 0x4805 00B0 | ACLKXCTL | Transmit Clock Control |
| 0x4803 80B4 | 0x4803 C0B4 | 0x4805 00B4 | AHCLKXCTL | High Frequency Transmit Clock Control |
| 0x4803 80B8 | 0x4803 C0B8 | 0x4805 00B8 | TXTDM | Transmit TDM Slot 0-31 |
| 0x4803 80BC | 0x4803 C0BC | 0x4805 00BC | EVTCTLX | Transmitter Interrupt Control |
| 0x4803 80C0 | 0x4803 C0C0 | 0x4805 00C0 | TXSTAT | Status Transmitter |



Table 8-77. McASP0/1/2 Registers (continued)

| MCASP0 ADDRESS | MCASP1 ADDRESS | MCASP2 ADDRESS | ACRONYM | REGISTER NAME |
|----------------|----------------|----------------|-----------|---|
| 0x4803 80C4 | 0x4803 C0C4 | 0x4805 00C4 | TXTDMSLOT | Current Transmit TDM Slot |
| 0x4803 80C8 | 0x4803 C0C8 | 0x4805 00C8 | TXCLKCHK | Transmit Clock Check Control |
| 0x4803 80CC | 0x4803 C0CC | 0x4805 00CC | XEVTCTL | Transmitter DMA Control |
| 0x4803 80D0 | 0x4803 C0D0 | 0x4805 00D0 | CLKADJEN | One-shot Clock Adjust Enable |
| 0x4803 8100 | 0x4803 C100 | 0x4805 0100 | DITCSRA0 | Left (Even TDM Slot) Channel Status Register File |
| 0x4803 8104 | 0x4803 C104 | 0x4805 0104 | DITCSRA1 | Left (Even TDM Slot) Channel Status Register File |
| 0x4803 8108 | 0x4803 C108 | 0x4805 0108 | DITCSRA2 | Left (Even TDM Slot) Channel Status Register File |
| 0x4803 810C | 0x4803 C10C | 0x4805 010C | DITCSRA3 | Left (Even TDM Slot) Channel Status Register File |
| 0x4803 8110 | 0x4803 C110 | 0x4805 0110 | DITCSRA4 | Left (Even TDM Slot) Channel Status Register File |
| 0x4803 8114 | 0x4803 C114 | 0x4805 0114 | DITCSRA5 | Left (Even TDM Slot) Channel Status Register File |
| 0x4803 8118 | 0x4803 C118 | 0x4805 0118 | DITCSRB0 | Right (Odd TDM Slot) Channel Status Register File |
| 0x4803 811C | 0x4803 C11C | 0x4805 011C | DITCSRB1 | Right (Odd TDM Slot) Channel Status Register File |
| 0x4803 8120 | 0x4803 C120 | 0x4805 0120 | DITCSRB2 | Right (Odd TDM Slot) Channel Status Register File |
| 0x4803 8124 | 0x4803 C124 | 0x4805 0124 | DITCSRB3 | Right (Odd TDM Slot) Channel Status Register File |
| 0x4803 8128 | 0x4803 C128 | 0x4805 0128 | DITCSRB4 | Right (Odd TDM Slot) Channel Status Register File |
| 0x4803 812C | 0x4803 C12C | 0x4805 012C | DITCSRB5 | Right (Odd TDM Slot) Channel Status Register File |
| 0x4803 8130 | 0x4803 C130 | 0x4805 0130 | DITUDRA0 | Left (Even TDM Slot) User Data Register File |
| 0x4803 8134 | 0x4803 C134 | 0x4805 0134 | DITUDRA1 | Left (Even TDM Slot) User Data Register File |
| 0x4803 8138 | 0x4803 C138 | 0x4805 0138 | DITUDRA2 | Left (Even TDM Slot) User Data Register File |
| 0x4803 813C | 0x4803 C13C | 0x4805 013C | DITUDRA3 | Left (Even TDM Slot) User Data Register File |
| 0x4803 8140 | 0x4803 C140 | 0x4805 0140 | DITUDRA4 | Left (Even TDM Slot) User Data Register File |
| 0x4803 8144 | 0x4803 C144 | 0x4805 0144 | DITUDRA5 | Left (Even TDM Slot) User Data Register File |
| 0x4803 8148 | 0x4803 C148 | 0x4805 0148 | DITUDRB0 | Right (Odd TDM Slot) User Data Register File |
| 0x4803 814C | 0x4803 C14C | 0x4805 014C | DITUDRB1 | Right (Odd TDM Slot) User Data Register File |

270



Table 8-77. McASP0/1/2 Registers (continued)

| | | • | , | |
|-------------------------------|------------------------------|------------------------------|---------------------------|--|
| MCASP0 ADDRESS | MCASP1 ADDRESS | MCASP2 ADDRESS | ACRONYM | REGISTER NAME |
| 0x4803 8150 | 0x4803 C150 | 0x4805 0150 | DITUDRB2 | Right (Odd TDM Slot) User Data Register File |
| 0x4803 8154 | 0x4803 C154 | 0x4805 0154 | DITUDRB3 | Right (Odd TDM Slot) User Data Register File |
| 0x4803 8158 | 0x4803 C158 | 0x4805 0158 | DITUDRB4 | Right (Odd TDM Slot) User Data Register File |
| 0x4803 815C | 0x4803 C15C | 0x4805 015C | DITUDRB5 | Right (Odd TDM Slot) User Data Register File |
| 0x4803 8180 - 0x4803 81BC | 0x4803 C180 - 0x4803 C1BC | 0x4805 0180 - 0x4805 01BC | XRSRCTL0 - XRSRCTL15 | Serializer 0 Control - Serializer 15 Control |
| 0x4803 8200 - 0x4803 8 23C | 0x4803 C200 - 0x4803 C23C | 0x4805 0200 - 0x4805 023C | TXBUF0 - TXBUF15 | Transmit Buffer for Serializer 0 - Transmit Buffer for Serializer 15 |
| 0x4803 8280 - 0x4803 82BC | 0x4803 C280 - 0x4803 C2BC | 0x4805 0280 - 0x4805 02BC | RXBUF0 - RXBUF15 | Receive Buffer for Serializer 0 - Receive Buffer for Serializer 15 |
| 0x4803 9000 | 0x4803 D000 | 0x4805 1000 | BUFFER_CFGRD _WFIFOCTL | Write FIFO Control |
| 0x4803 9004 | 0x4803 D004 | 0x4805 1004 | BUFFER_CFGRD _WFIFOSTS | Write FIFO Status |
| 0x4803 9008 | 0x4803 D008 | 0x4805 1008 | BUFFER_CFGRD _RFIFOCTL | Read FIFO Control |
| 0x4803 900C | 0x4803 D00C | 0x4805 100C | BUFFER_CFGRD _RFIFOSTS | Read FIFO Status |



8.12.3 McASP Electrical Data/Timing


Table 8-78. Timing Requirements for McASP⁽¹⁾

(see Figure 8-74)

| NO. | | | | MIN | MAX | UNIT |
|---|---------------------------------|---|-----------------|------|-----|------|
| 1 | t _{c(AHCLKRX)} | Cycle time, MCA[x]_AHCLKR/X | | 20 | | ns |
| 2 | t _{w(AHCLKRX)} | Pulse duration, MCA[x]_AHCLKR/X high or low | 10 | | ns | |
| 3 | t _{c(ACLKRX)} | Cycle time, MCA[x]_ACLKR/X | | 20 | | ns |
| 4 | t _{w(ACLKRX)} | Pulse duration, MCA[x]_ACLKR/X high or low | | 10 | | ns |
| | | | ACLKR/X int | 11.5 | | |
| 5 | t _{su(AFSRX-ACLKRX)} | | ACLKR/X ext in | 4 | | ns |
| | | MON (IXI_) NO ENTRY N | ACLKR/X ext out | 4 | | |
| | | | ACLKR/X int | -1 | | |
| 6 | t _{h(ACLKRX-AFSRX)} | | ACLKR/X ext in | 0.5 | | ns |
| | Th(ACLKRX-AFSRX) MCA[x]_ACLKR/X | ACLKR/X ext out | 0.5 | | | |
| | | | ACLKR/X int | 11.5 | | |
| 7 | t _{su(AXR-ACLKRX)} | | ACLKR/X ext in | 4 | | ns |
| | | WON[X]_AOLINVX | ACLKR/X ext out | 4 | | |
| | | | ACLKR/X int | -1 | | |
| 8 | t _{h(ACLKRX-AXR)} | | ACLKR/X ext in | 0.5 | | ns |
| $ \begin{array}{cccccccccccccccccccccccccccccccccccc$ | ACLKR/X ext out | 0.5 | | | | |

ACLKR internal: ACLKRCTL.CLKRM=1, PDIR.ACLKR = 1 ACLKR external input: ACLKRCTL.CLKRM=0, PDIR.ACLKR=0 ACLKR external output: ACLKRCTL.CLKRM=0, PDIR.ACLKR=1 ACLKX internal: ACLKXCTL.CLKXM=1, PDIR.ACLKX = 1 ACLKX external input: ACLKXCTL.CLKXM=0, PDIR.ACLKX=0 ACLKX external output: ACLKXCTL.CLKXM=0, PDIR.ACLKX=1





- A. For CLKRP = CLKXP = 0, the McASP transmitter is configured for rising edge (to shift data out) and the McASP receiver is configured for falling edge (to shift data in).
- B. For CLKRP = CLKXP = 1, the McASP transmitter is configured for falling edge (to shift data out) and the McASP receiver is configured for rising edge (to shift data in).

Figure 8-74. McASP Input Timing



Table 8-79. Switching Characteristics Over Recommended Operating Conditions for McASP⁽¹⁾

(see Figure 8-75)

| NO. | | PARAMETER | | MIN | MAX | UNIT |
|-----------------|---|--|-----------------|------------------------------|------|------|
| 9 | t _{c(AHCLKRX)} | Cycle time, MCA[x]_AHCLKR/X | | 20 (2) | | ns |
| 10 | t _{w(AHCLKRX)} | Pulse duration, MCA[x]_AHCLKR/X high or low | | | | ns |
| 11 | t _{c(ACLKRX)} | Cycle time, MCA[x]_ACLKR/X | | 20 | | ns |
| 12 | t _{w(ACLKRX)} | | | 0.5P - 2.5 ⁽³⁾ | | ns |
| | $\begin{array}{c c} & & & & & & & & & & & & & & & \\ \hline 13 & t_{d(ACLKRX-AFSRX)} & & & & & & & & & \\ & & & & & & & & & $ | Delay time, MCA[x]_ACLKR/X transmit edge to | ACLKR/X int | 0 | 6 | |
| 13 | | MCA[x]_AFSR/X output valid | ACLKR/X ext in | 2 | 13.5 | ns |
| 13 Id(ACLKRX-AI | | Delay time, MCA[x]_ACLKR/X transmit edge to MCA[x]_AFSR/X output valid with Pad Loopback | ACLKR/X ext out | 2 | 13.5 | 113 |
| | | Delay time, MCA[x]_ACLKX transmit edge to MCA[x]_AXR output valid Delay time, MCA[x]_ACLKX transmit edge to MCA[x]_AXR output valid with Pad Loopback | ACLKX int | -1 | 5 | ns |
| 14 | two wy aypy | | ACLKX ext in | 2 | 13.5 | |
| | 14 Id(ACLKX-AXR) | | ACLKX ext out | 2 | 13.5 | 110 |
| | | Disable time, MCA[x]_ACLKX transmit edge to | ACLKX int | -1 | 5 | |
| | | MCA[x]_AXR output high impedance | ACLKX ext in | 2 | 13.5 | |
| 15 | t _{dis(ACLKX-AXR)} Disable time, MCA[x]_ACLKX transmit edge to | | ACLKX ext out | 2 | 13.5 | ns |


⁽¹⁾ ACLKR internal: ACLKRCTL.CLKRM=1, PDIR.ACLKR = 1 ACLKR external input: ACLKRCTL.CLKRM=0, PDIR.ACLKR=0 ACLKR external output: ACLKRCTL.CLKRM=0, PDIR.ACLKR=1 ACLKX internal: ACLKXCTL.CLKXM=1, PDIR.ACLKX = 1 ACLKX external input: ACLKXCTL.CLKXM=0, PDIR.ACLKX=0 ACLKX external output: ACLKXCTL.CLKXM=0, PDIR.ACLKX=1

274

⁵⁰ MHz

P = AHCLKR/X period.





- A. For CLKRP = CLKXP = 1, the McASP transmitter is configured for falling edge (to shift data out) and the McASP receiver is configured for rising edge (to shift data in).
- B. For CLKRP = CLKXP = 0, the McASP transmitter is configured for rising edge (to shift data out) and the McASP receiver is configured for falling edge (to shift data in).

Figure 8-75. McASP Output Timing



8.13 Multichannel Buffered Serial Port (McBSP)

The McBSP provides these functions:

- Full-duplex communication
- Double-buffered data registers, which allow a continuous data stream
- · Independent framing and clocking for receive and transmit
- Direct interface to industry-standard codecs, analog interface chips (AICs), and other serially connected analog-to-digital (A/D) and digital-to-analog (D/A) devices
- Supports TDM, I2S, and similar formats
- · External shift clock or an internal, programmable frequency shift clock for data transfer
- 5KB Tx and Rx buffer
- Supports three interrupt and two DMA requests.

The McBSP module may support two types of data transfer at the system level:

- The full-cycle mode, for which one clock period is used to transfer the data, generated on one edge and captured on the same edge (one clock period later).
- The half-cycle mode, for which one half clock period is used to transfer the data, generated on one edge and captured on the opposite edge (one half clock period later). Note that a new data is generated only every clock period, which secures the required hold time. The interface clock (CLKX/CLKR) activation edge (data/frame sync capture and generation) has to be configured accordingly with the external peripheral (activation edge capability) and the type of data transfer required at the system level.

For more detailed information on the McBSP peripheral, see the McBSP chapter in the *TMS320C6A816x C6000 DSP+ARM Processors Technical Reference Manual* (literature number SPRUGX9).

The following sections describe the timing characteristics for applications in normal mode (that is, the McBSP connected to one peripheral) and TDM applications in multipoint mode.

8.13.1 McBSP Peripheral Register Descriptions

Table 8-80. McBSP Registers⁽¹⁾

| HEX ADDRESS | ACRONYM | REGISTER NAME |
|-------------|-----------|---|
| 0x4700 0000 | DRR_REG | McBSP data receive |
| 0x4700 0008 | DXR_REG | McBSP data transmit |
| 0x4700 0010 | SPCR2_REG | McBSP serial port control 2 |
| 0x4700 0014 | SPCR1_REG | McBSP serial port control 1 |
| 0x4700 0018 | RCR2_REG | McBSP receive control 2 |
| 0x4700 001C | RCR1_REG | McBSP receive control 1 |
| 0x4700 0020 | XCR2_REG | McBSP transmit control 2 |
| 0x4700 0024 | XCR1_REG | McBSP transmit control 1 |
| 0x4700 0028 | SRGR2_REG | McBSP sample rate generator 2 |
| 0x4700 002C | SRGR1_REG | McBSP sample rate generator 1 |
| 0x4700 0030 | MCR2_REG | McBSP multichannel 2 |
| 0x4700 0034 | MCR1_REG | McBSP multichannel 1 |
| 0x4700 0038 | RCERA_REG | McBSP receive channel enable partition A |
| 0x4700 003C | RCERB_REG | McBSP receive channel enable partition B |
| 0x4700 0040 | XCERA_REG | McBSP transmit channel enable partition A |
| 0x4700 0044 | XCERB_REG | McBSP transmit channel enable partition B |
| 0x4700 0048 | PCR_REG | McBSP pin control |
| 0x4700 004C | RCERC_REG | McBSP receive channel enable partition C |

(1) Note that the McBSP registers are 32-bit aligned.

Copyright © 2010–2012, Texas Instruments Incorporated



Table 8-80. McBSP Registers⁽¹⁾ (continued)

| | | , |
|-------------|---------------|--|
| HEX ADDRESS | ACRONYM | REGISTER NAME |
| 0x4700 0050 | RCERD_REG | McBSP receive channel enable partition D |
| 0x4700 0054 | XCERC_REG | McBSP transmit channel enable partition C |
| 0x4700 0058 | XCERD_REG | McBSP transmit channel enable partition D |
| 0x4700 005C | RCERE_REG | McBSP receive channel enable partition E |
| 0x4700 0060 | RCERF_REG | McBSP receive channel enable partition F |
| 0x4700 0064 | XCERE_REG | McBSP transmit channel enable partition E |
| 0x4700 0068 | XCERF_REG | McBSP transmit channel enable partition F |
| 0x4700 006C | RCERG_REG | McBSP receive channel enable partition G |
| 0x4700 0070 | RCERH_REG | McBSP receive channel enable partition H |
| 0x4700 0074 | XCERG_REG | McBSP transmit channel enable partition G |
| 0x4700 0078 | XCERH_REG | McBSP transmit channel enable partition H |
| 0x4700 007C | REV_REG | McBSP revision number |
| 0x4700 0080 | RINTCLR_REG | McBSP receive interrupt clear |
| 0x4700 0084 | XINTCLR_REG | McBSP transmit interrupt clear |
| 0x4700 0088 | ROVFLCLR_REG | McBSP receive overflow interrupt clear |
| 0x4700 008C | SYSCONFIG_REG | McBSP system configuration |
| 0x4700 0090 | THRSH2_REG | McBSP transmit buffer threshold (DMA or IRQ trigger) |
| 0x4700 0094 | THRSH1_REG | McBSP receive buffer threshold (DMA or IRQ trigger) |
| 0x4700 00A0 | IRQSTATATUS | McBSP interrupt status (OCP compliant IRQ line) |
| 0x4700 00A4 | IRQENABLE | McBSP interrupt enable (OCP compliant IRQ line) |
| 0x4700 00A8 | WAKEUPEN | McBSP wakeup enable |
| 0x4700 00AC | XCCR_REG | McBSP transmit configuration control |
| 0x4700 00B0 | RCCR_REG | McBSP receive configuration control |
| 0x4700 00B4 | XBUFFSTAT_REG | McBSP transmit buffer status |
| 0x4700 00B8 | RBUFFSTAT_REG | McBSP receive buffer status |
| 0x4700 00C0 | STATUS_REG | McBSP status |
| | | |



8.13.2 McBSP Electrical Data/Timing

Table 8-81. Timing Requirements for McBSP - Master Mode⁽¹⁾

(see Figure 8-76)

| NO. | | MIN MAX | UNIT |
|-----|---|---------|------|
| 6 | t _{su(DRV-CLKAE)} Setup time, MCB_DR valid before MCB_CLK active edge ⁽²⁾ | 3.5 | ns |
| 7 | t _{h(CLKAE-DRV)} Hold time, MCB_DR valid after MCB_CLK active edge ⁽²⁾ | 0.1 | ns |


- (1) The timings apply to all configurations regardless of MCB_CLK polarity and which clock edges are used to drive output data and capture input data.
- (2) MCB_CLK corresponds to either MCB_CLKX or MCB_CLKR.

Table 8-82. Switching Characteristics Over Recommended Operating Conditions for McBSP - Master Mode⁽¹⁾

(see Figure 8-76)

| NO. | PARAMETER | MIN | MAX | UNIT |
|-----|--|--------------------------|-----|------|
| 1 | $t_{c(CLK)}$ Cycle time, output MCB_CLK period ⁽²⁾ | 20.83 | | ns |
| 2 | t _{w(CLKL)} Pulse duration, output MCB_CLK low ⁽²⁾ | 0.5*P - 1 ⁽³⁾ | | ns |
| 3 | t _{w(CLKH)} Pulse duration, output MCB_CLK high ⁽²⁾ | 0.5*P - 1 ⁽³⁾ | | ns |
| 4 | $t_{\text{d(CLKAE-FSV)}} \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ $ | 0.7 | 9.4 | ns |
| 5 | $t_{\text{d(CLKXAE-DXV)}} \\ \begin{array}{c} \text{Delay time, output MCB_CLKX active edge to output MCB_DX} \\ \text{valid} \end{array}$ | 0.7 | 9.4 | ns |

- (1) The timings apply to all configurations regardless of MCB_CLK polarity and which clock edges are used to drive output data and capture input data.
- (2) MCB_CLK corresponds to either MCB_CLKX or MCB_CLKR.
- (3) P = MCB_CLKX/MCB_CLKR output CLK period, in ns; use whichever value is greater. This parameter applies to the maximum McBSP frequency. Operate serial clocks (CLKX/R) in the reasonable range of 40/60 duty cycle.
- (4) MCB_FS corresponds to either MCB_FSX or MCB_FSR.



- A. The timings apply to all configurations regardless of MCB_CLK polarity and which clock edges are used to drive output data and capture input data.
- B. MCBSP_CLK corresponds to either MCBSP_CLKX or MCBSP_CLKR; MCBSP_FS corresponds to either MCBSP_FSX or MCBSP_FSR.

 McBSP in 6-pin mode: DX and DR as data pins; CLKX, CLKR, FSX and FSR as control pins.

 McBSP in 4-pin mode: DX and DR as data pins; CLKX and FSX pins as control pins. The CLKX and FSX pins are internally looped back via software configuration, respectively to the CLKR and FSR internal signals for data receive.
- C. The polarity of McBSP frame synchronization is software configurable.
- D. The active clock edge selection of MCBSP_CLK (rising or falling) on which MCBSP_DX data is latched and MCBSP_DR data is sampled is software configurable.
- E. Timing diagrams are for data delay set to 1.
- F. For further details about the registers used to configure McBSP, see the McBSP chapter in the TMS320C6A816x C6000 DSP+ARM Processors Technical Reference Manual (literature number SPRUGX9).

Figure 8-76. McBSP Master Mode Timing



Table 8-83. Timing Requirements for McBSP - Slave Mode⁽¹⁾

(see Figure 8-77)

| NO. | | | MIN | MAX | UNIT |
|-----|----------------------------|--|--------------------------|-----|------|
| 1 | t _{c(CLK)} | Cycle time, MCB_CLK period ⁽²⁾ | 20.83 | | ns |
| 2 | t _{w(CLKL)} | Pulse duration, MCB_CLK low ⁽²⁾ | 0.5*P - 1 ⁽³⁾ | | ns |
| 3 | t _{w(CLKH)} | Pulse duration, MCB_CLK high ⁽²⁾ | 0.5*P - 1 ⁽³⁾ | | ns |
| 4 | t _{su(FSV-CLKAE)} | Setup time, MCB_FS valid before MCB_CLK active edge (2)(4) | 3.8 | | ns |
| 5 | t _{h(CLKAE-FSV)} | Hold time, MCB_FS valid after MCB_CLK active edge (2)(4) | 0 | | ns |
| 7 | t _{su(DRV-CLKAE)} | Setup time, MCB_DR valid before MCB_CLK active edge (2) | 3.8 | | ns |
| 8 | t _{h(CLKAE-DRV)} | Hold time, MCB_DR valid after MCB_CLK active edge ⁽²⁾ | 0 | | ns |


- (1) The timings apply to all configurations regardless of MCB_CLK polarity and which clock edges are used to drive output data and capture input data.
- (2) MCB_CLK corresponds to either MCB_CLKX or MCB_CLKR.
- (3) P = MCB_CLKX/MCB_CLKR output CLK period, in ns; use whichever value is greater. This parameter applies to the maximum McBSP frequency. Operate serial clocks (CLKX/R) in the reasonable range of 40/60 duty cycle.
- (4) MCB_FS corresponds to either MCB_FSX or MCB_FSR.

Table 8-84. Switching Characteristics Over Recommended Operating Conditions for McBSP - Slave Mode⁽¹⁾

(see Figure 8-77)

| NO. | PARAMETER | | MAX | UNIT |
|-----|--|--|------|------|
| 6 | d(CLKXAE-DXV) Delay time, input MCB_CLKx active edge to output MCB_DX valid | | 12.5 | ns |

(1) The timings apply to all configurations regardless of MCB_CLK polarity and which clock edges are used to drive output data and capture input data.



- A. The timings apply to all configurations regardless of MCB_CLK polarity and which clock edges are used to drive output data and capture input data.
- B. MCBSP_CLK corresponds to either MCBSP_CLKX or MCBSP_CLKR; MCBSP_FS corresponds to either MCBSP_FSX or MCBSP_FSR.

 MCBSP in 6-pin mode: DX and DR as data pins; CLKX, CLKR, FSX and FSR as control pins.

 MCBSP in 4-pin mode: DX and DR as data pins; CLKX and FSX pins as control pins. The CLKX and FSX pins are internally looped back via software configuration, respectively to the CLKR and FSR internal signals for data receive.
- C. The polarity of McBSP frame synchronization is software configurable.
- D. The active clock edge selection of MCBSP_CLK (rising or falling) on which MCBSP_DX data is latched and MCBSP_DR data is sampled is software configurable.
- E. Timing diagrams are for data delay set to 1.
- F. For further details about the registers used to configure McBSP, see the McBSP chapter in the *TMS320C6A816x C6000 DSP+ARM Processors Technical Reference Manual* (literature number SPRUGX9).

Figure 8-77. McBSP Slave Mode Timing



8.14 Peripheral Component Interconnect Express (PCIe)

The device supports connections to PCIe-compliant devices via the integrated PCIe master/slave bus interface. The PCIe module is comprised of a dual-mode PCIe core and a SerDes PHY. The device implements a single two-lane PCIe 2.0 (5.0 GT/s) endpoint/root complex port.

The device PCIe supports the following features:

- Supports Gen1/Gen2 in x1 or x2 mode
- One port with up to 2 x 5 GT/s lanes
- Single virtual channel (VC), single traffic class (TC)
- · Single function in end-point mode
- Automatic width and speed negotiation and lane reversal
- Max payload: 128 byte outbound, 256 byte inbound
- · Automatic credit management
- · ECRC generation and checking
- Configurable BAR filtering
- Supports PCIe messages
- Legacy interrupt reception (RC) and generation (EP)
- MSI generation and reception
- PCI device power management, except D3 cold with vaux
- Active state power management state L0 and L1.

For more detailed information on the PCIe port peripheral module, see the PCIe chapter in the TMS320C6A816x C6000 DSP+ARM Processors Technical Reference Manual (literature number SPRUGX9).

The PCIe peripheral on the device conforms to the PCI Express Base 2.0 Specification.

8.14.1 PCIe Design and Layout Specifications

8.14.1.1 Clock Source

A standard 100-MHz PCIe differential clock source must be used for PCIe operation (for details, see Section 7.3.2).

8.14.1.2 PCIe Connections and Interface Compliance

The PCIe interface on the device is compliant with the PCI Express Base 2.0 Specification. Refer to the PCIe specifications for all connections that are described in it. For coupling capacitor selection, see Section 8.14.1.2.1.

The use of PCIe-compatible bridges and switches is allowed for interfacing with more than one other processor or PCIe device.

8.14.1.2.1 Coupling Capacitors

AC coupling capacitors are required on the transmit data pair. Table 8-85 shows the requirements for these capacitors.

Table 8-85. AC Coupling Capacitors Requirements

| PARAMETER | MIN | TYP | MAX | UNIT |
|--|-----|------|------|--------------------|
| PCIe AC coupling capacitor value | 75 | | 200 | nF |
| PCIe AC coupling capacitor package size ⁽¹⁾ | | 0402 | 0603 | EIA ⁽²⁾ |

⁽¹⁾ The physical size of the capacitor should be as small as practical. Use the same size on both lines in each pair, placed side by side.

(2) EIA LxW units; for example, a 0402 is a 40x20 mil (thousandths of an inch) surface-mount capacitor.



8.14.1.2.2 Polarity Inversion

The PCIe specification requires polarity inversion support. This means, for layout purposes, polarity is unimportant since each signal can change its polarity on-die inside the chip. This means polarity within a lane is unimportant for layout.

8.14.1.2.3 Lane Reversal

The device supports lane reversal. Since there are two lanes, this means the lanes can be switched in layout for better PCB routing.

8.14.1.3 Non-Standard PCle Connections

The following sections contain suggestions for any PCIe connection that is **not** described in the official PCIe specification, such as an on-board device-to-device connection, or device-to-other PCIe-compliant processor connection.

8.14.1.3.1 PCB Stackup Specifications

Table 8-86 shows the stackup and feature sizes required for these types of PCIe connections.

Table 8-86. PCIe PCB Stackup Specifications

| PARAMETER | MIN | TYP | MAX | UNIT |
|--|-----|-----|-----|--------|
| PCB Routing/Plane Layers | 4 | 6 | - | Layers |
| Signal Routing Layers | 2 | 3 | - | Layers |
| Number of ground plane cuts allowed within PCIe routing region | - | - | 0 | Cuts |
| Number of layers between PCIe routing area and reference plane (1) | - | - | 0 | Layers |
| PCB Routing clearance | - | 4 | - | Mils |
| PCB Trace width ⁽²⁾ | - | 4 | - | Mils |
| PCB BGA escape via pad size | - | 20 | - | Mils |
| PCB BGA escape via hole size | - | 10 | | Mils |
| Processor BGA pad size (3) (4) | | 0.3 | | mm |

¹⁾ A reference plane may be a ground plane or the power plane referencing the PCle signals.

8.14.1.3.2 Routing Specifications

The PCIe data signal traces must be routed to achieve 100 Ω (±20%) differential impedance and 60 Ω (±15%) single-ended impedance. The single-ended impedance is required because differential signals are extremely difficult to closely couple on PCBs and, therefore, single-ended impedance becomes important. These requirements are the same as those recommended in the *PCIe Motherboard Checklist 1.0* document, available from PCI-SIG.

These impedances are impacted by trace width, trace spacing, distance between signals and referencing planes, and dielectric material. Verify with a PCB design tool that the trace geometry for both data signal pairs result in as close to 100 Ω differential impedance and 60 Ω single-ended impedance as possible. For best accuracy, work with your PCB fabricator to ensure this impedance is met.

In general, closely coupled differential signal traces are not an advantage on PCBs. When differential signals are closely coupled, tight spacing and width control is necessary. Very small width and spacing variations affect impedance dramatically, so tight impedance control can be more problematic to maintain in production.

Loosely coupled PCB differential signals make impedance control much easier. Wider traces and spacing make obstacle avoidance easier, and trace width variations do not affect impedance as much; therefore, it is easier to maintain an accurate impedance over the length of the signal. The wider traces also show reduced skin effect and, therefore, often result in better signal integrity.

⁽²⁾ In breakout area.

⁽³⁾ Non-solder mask defined pad.

⁽⁴⁾ Per IPC-7351A BGA pad size guideline.



Table 8-87 shows the routing specifications for the PCIe data signals.

Table 8-87. PCle Routing Specifications

| PARAMETER | MIN | TYP | MAX | UNIT |
|---|---------------------|-----|-------------------|---------------------|
| PCIe signal trace length | | | 10 ⁽¹⁾ | Inches |
| Differential pair trace matching | | | 10 ⁽²⁾ | Mils |
| Number of stubs allowed on PCIe traces (3) | | | 0 | Stubs |
| TX/RX pair differential impedance | 80 | 100 | 120 | Ω |
| TX/RX single ended impedance | 51 | 60 | 69 | Ω |
| Pad size of vias on PCIe trace | | | 25 ⁽⁴⁾ | Mils |
| Hole size of vias on PCIe trace | | | 14 | Mils |
| Number of vias on each PCIe trace | | | 3 | Vias ⁽⁵⁾ |
| PCIe differential pair to any other trace spacing | 2*DS ⁽⁶⁾ | | | |

- Beyond this, signal integrity may suffer. For example, RXP0 within 10 Mils of RXN0.
- In-line pads may be used for probing. 35-Mil antipad max recommended. (3)
- Vias must be used in pairs with their distance minimized.
- DS = differential spacing of the PCIe traces.

8.14.2 PCIe Peripheral Register Descriptions

Table 8-88. PCle Registers

| HEX ADDRESS | ACRONYM | REGISTER NAME |
|-------------|---------------------|----------------------------------|
| 0x5100 0000 | PID | Peripheral Version and ID |
| 0x5100 0004 | CMD_STATUS | Command Status |
| 0x5100 0008 | CFG_SETUP | Config Transaction Setup |
| 0x5100 000C | IOBASE | IO TLP Base |
| 0x5100 0010 | TLPCFG | TLP Attribute Configuration |
| 0x5100 0014 | RSTCMD | Reset Command and Status |
| 0x5100 0020 | PMCMD | Power Management Command |
| 0x5100 0024 | PMCFG | Power Management Configuration |
| 0x5100 0028 | ACT_STATUS | Activity Status |
| 0x5100 0030 | OB_SIZE | Outbound Size |
| 0x5100 0034 | DIAG_CTRL | Diagnostic Control |
| 0x5100 0038 | ENDIAN | Endian Mode |
| 0x5100 003C | PRIORITY | CBA Transaction Priority |
| 0x5100 0050 | IRQ_EOI | End of Interrupt |
| 0x5100 0054 | MSI_IRQ | MSI Interrupt IRQ |
| 0x5100 0064 | EP_IRQ_SET | Endpoint Interrupt Request Set |
| 0x5100 0068 | EP_IRQ_CLR | Endpoint Interrupt Request Clear |
| 0x5100 006C | EP_IRQ_STATUS | Endpoint Interrupt Status |
| 0x5100 0070 | GPRO | General Purpose 0 |
| 0x5100 0074 | GPR1 | General Purpose 1 |
| 0x5100 0078 | GPR2 | General Purpose 2 |
| 0x5100 007C | GPR3 | General Purpose 3 |
| 0x5100 0100 | MSI0_IRQ_STATUS_RAW | MSI 0 Interrupt Raw Status |
| 0x5100 0104 | MSI0_IRQ_STATUS | MSI 0 Interrupt Enabled Status |
| 0x5100 0108 | MSI0_IRQ_ENABLE_SET | MSI 0 Interrupt Enable Set |
| 0x5100 010C | MSI0_IRQ_ENABLE_CLR | MSI 0 Interrupt Enable Clear |
| 0x5100 0180 | IRQ_STATUS_RAW | Raw Interrupt Status |



Table 8-88. PCIe Registers (continued)

| HEX ADDRESS | ACRONYM | REGISTER NAME |
|-------------|----------------------|---|
| 0x5100 0184 | IRQ_STATUS | Interrupt Enabled Status |
| 0x5100 0188 | IRQ_ENABLE_SET | Interrupt Enable Set |
| 0x5100 018C | IRQ_ENABLE_CLR | Interrupt Enable Clear |
| 0x5100 01C0 | ERR_IRQ_STATUS_RAW | Raw ERR Interrupt Status |
| 0x5100 01C4 | ERR_IRQ_STATUS | ERR Interrupt Enabled Status |
| 0x5100 01C8 | ERR_IRQ_ENABLE_SET | ERR Interrupt Enable Set |
| 0x5100 01CC | ERR_IRQ_ENABLE_CLR | ERR Interrupt Enable Clear |
| 0x5100 01D0 | PMRST_IRQ_STATUS_RAW | Power Management and Reset Interrupt Status |
| 0x5100 01D4 | PMRST_IRQ_STATUS | Power Management and Reset Interrupt Enabled Status |
| 0x5100 01D8 | PMRST_ENABLE_SET | Power Management and Reset Interrupt Enable Set |
| 0x5100 01DC | PMRST_ENABLE_CLR | Power Management and Reset Interrupt Enable Clear |
| 0x5100 0200 | OB_OFFSET_INDEXn | Outbound Translation Region N Offset Low and Index |
| 0x5100 0204 | OB_OFFSETn_HI | Outbound Translation Region N Offset High |
| 0x5100 0300 | IB_BAR0 | Inbound Translation Bar Match 0 |
| 0x5100 0304 | IB_START0_LO | Inbound Translation 0 Start Address Low |
| 0x5100 0308 | IB_START0_HI | Inbound Translation 0 Start Address High |
| 0x5100 030C | IB_OFFSET0 | Inbound Translation 0 Address Offset |
| 0x5100 0310 | IB_BAR1 | Inbound Translation Bar Match 1 |
| 0x5100 0314 | IB_START1_LO | Inbound Translation 1 Start Address Low |
| 0x5100 0318 | IB_START1_HI | Inbound Translation 1 Start Address High |
| 0x5100 031C | IB_OFFSET1 | Inbound Translation 1 Address Offset |
| 0x5100 0320 | IB_BAR2 | Inbound Translation Bar Match 2 |
| 0x5100 0324 | IB_START2_LO | Inbound Translation 2 Start Address Low |
| 0x5100 0328 | IB_START2_HI | Inbound Translation 2 Start Address High |
| 0x5100 032C | IB_OFFSET2 | Inbound Translation 2 Address Offset |
| 0x5100 0330 | IB_BAR3 | Inbound Translation Bar Match 3 |
| 0x5100 0334 | IB_START3_LO | Inbound Translation 3 Start Address Low |
| 0x5100 0338 | IB_START3_HI | Inbound Translation 3 Start Address High |
| 0x5100 033C | IB_OFFSET3 | Inbound Translation 3 Address Offset |
| 0x5100 0380 | PCS_CFG0 | PCS Configuration 0 |
| 0x5100 0384 | PCS_CFG1 | PCS Configuration 1 |
| 0x5100 0388 | PCS_STATUS | PCS Status |
| 0x5100 0390 | SERDES_CFG0 | SerDes Configuration for Lane 0 |
| 0x5100 0394 | SERDES_CFG1 | SerDes Configuration for Lane 1 |

8.14.3 PCIe Electrical Data/Timing

Texas Instruments (TI) has performed the simulation and system characterization to ensure that the PCIe peripheral meets all AC timing specifications as required by the PCI Express Base 2.0 Specification. Therefore, the AC timing specifications are not reproduced here. For more information on the AC timing specifications, see Sections 4.3.3.5 and 4.3.4.4 of the PCI Express Base 2.0 Specification.



8.15 Real-Time Clock (RTC)

The real-time clock is a precise timer that can generate interrupts on intervals specified by the user. Interrupts can occur every second, minute, hour, or day. The clock, itself, can track the passage of real time for durations of several years, provided it has a sufficient power source the whole time.

The basic purpose for the RTC is to keep time of day. The other equally important purpose of the RTC is for Digital Rights management. Some degree of tamper-proofing is needed to ensure that simply stopping, resetting, or corrupting the RTC does not go unnoticed; so, if this occurs, the application can re-acquire the time of day from a trusted source. The final purpose of RTC is to wake up the rest of the device from a power-down state. The RTC features include:

- Time information (hours/minutes/seconds) directly in binary coded decimal (BCD), for easy decoding.
- Calendar information (day/month/year/day of week) directly in BCD code up to year 2099.
- Shadow time and calendar access; ease of reading time.
- Interrupt generation, periodically (1d/1h/1m/1s) or at a precise time of day and/or date.
- 30-second time correction (crystal frequency compensation).
- OCP slave port for register access.
- Supports power idle protocol with SWakeUp capable on alarm or timer events.

The RTC is driven by SYSCLK18 (32.768 kHz) or an optional 32.768-kHz clock can be input on the CLKIN32 clock input pin for RTC reference.

Figure 8-78 shows the major components of the RTC.




Figure 8-78. Real-Time Clock Block Diagram

8.15.1 RTC Register Descriptions

Table 8-89. RTC Registers

| HEX ADDRESS | ACRONYM | REGISTER NAME |
|-------------|-------------|------------------|
| 0x480C 0000 | SECONDS_REG | Seconds |
| 0x480C 0004 | MINUTES_REG | Minutes |
| 0x480C 0008 | HOURS_REG | Hours |
| 0x480C 000C | DAYS_REG | Day of the Month |
| 0x480C 0010 | MONTHS_REG | Month |
| 0x480C 0014 | YEARS_REG | Year |

Peripheral Information and Timings

Copyright © 2010–2012, Texas Instruments Incorporated

284



Table 8-89. RTC Registers (continued)

| HEX ADDRESS | ACRONYM | REGISTER NAME |
|-------------|--------------------|--------------------------------|
| 0x480C 0018 | WEEK_REG | Day of the Week |
| 0x480C 0020 | ALARM_SECONDS_REG | Alarm Seconds |
| 0x480C 0024 | ALARM_MINUTES_REG | Alarm Minutes |
| 0x480C 0028 | ALARM_HOURS_REG | Alarm Hours |
| 0x480C 002C | ALARM_DAYS_REG | Alarm Days |
| 0x480C 0030 | ALARM_MONTHS_REG | Alarm Months |
| 0x480C 0034 | ALARM_YEARS_REG | Alarm Years |
| 0x480C 0040 | RTC_CTRL_REG | Control |
| 0x480C 0044 | RTC_STATUS_REG | Status |
| 0x480C 0048 | RTC_INTERRUPTS_REG | Interrupt Enable |
| 0x480C 004C | RTC_COMP_LSB_REG | Compensation (LSB) |
| 0x480C 0050 | RTC_COMP_MSB_REG | Compensation (MSB) |
| 0x480C 0054 | RTC_OSC_REG | Oscillator |
| 0x480C 0060 | RTC_SCRATCH0_REG | Scratch 0 (general-purpose) |
| 0x480C 0064 | RTC_SCRATCH1_REG | Scratch 1 (general-purpose) |
| 0x480C 0068 | RTC_SCRATCH2_REG | Scratch 2 (general-purpose) |
| 0x480C 006C | KICK0 | Kick 0 (write protect) |
| 0x480C 0070 | KICK1 | Kick 1 (write protect) |
| 0x480C 0074 | RTC_REVISION | Revision |
| 0x480C 0078 | RTC_SYSCONFIG | Clock Management Configuration |
| 0x480C 007A | RTC_IRQWAKEEN_0 | Wakeup Generation |



8.16 Secure Digital/Secure Digital Input Output (SD/SDIO)

The device SD/SDIO Controller has following features:

- Secure Digital (SD) memory card with Secure Data I/O (SDIO)
- Supports SDHC (SD high capacity)
- SD/SDIO protocol support
- Programmable clock frequency
- 1024 byte read/write FIFO to lower system overhead
- Slave DMA transfer capability
- Full compliance with SD command/response sets, as defined in the SD physical layer specification v2.00
- Full compliance with SDIO command/response sets and interrupt/read-wait suspend-resume operations, as defined in the SD part E1 specification v 2 .00
- Full compliance with SD host controller standard specification sets as defined in the SD card specification part A2 v2.00.

For more detailed information on SD/SDIO, see the SD/SDIO chapter in the *TMS320C6A816x C6000 DSP+ARM Processors Technical Reference Manual* (literature number SPRUGX9).

8.16.1 SD/SDIO Peripheral Register Descriptions

Table 8-90. SD/SDIO Registers⁽¹⁾

| HEX ADDRESS | ACRONYM | REGISTER NAME |
|-------------|-----------------|--------------------------------|
| 0x4806 0000 | SD_HL_REV | IP Revision Identifier |
| 0x4806 0004 | SD_HL_HWINFO | Hardware Configuration |
| 0x4806 0010 | SD_HL_SYSCONFIG | Clock Management Configuration |
| 0x4806 0110 | SD_SYSCONFIG | System Configuration |
| 0x4806 0114 | SD_SYSSTATUS | System Status |
| 0x4806 0124 | SD_CSRE | Card status response error |
| 0x4806 0128 | SD_SYSTEST | System Test |
| 0x4806 012C | SD_CON | Configuration |
| 0x4806 0130 | SD_PWCNT | Power counter |
| 0x4806 0200 | SD_SDMASA | SDMA System address: |
| 0x4806 0204 | SD_BLK | Transfer Length Configuration |
| 0x4806 0208 | SD_ARG | Command argument |
| 0x4806 020C | SD_CMD | Command and transfer mode |
| 0x4806 0210 | SD_RSP10 | Command Response 0 and 1 |
| 0x4806 0214 | SD_RSP32 | Command Response 2 and 3 |
| 0x4806 0218 | SD_RSP54 | Command Response 4 and 5 |
| 0x4806 021C | SD_RSP76 | Command Response 6 and 7 |
| 0x4806 0220 | SD_DATA | Data |
| 0x4806 0224 | SD_PSTATE | Present state |
| 0x4806 0228 | SD_HCTL | Host Control |
| 0x4806 022C | SD_SYSCTL | SD system control |
| 0x4806 0230 | SD_STAT | Interrupt status |
| 0x4806 0234 | SD_IE | Interrupt SD enable |
| 0x4806 0238 | SD_ISE | |
| 0x4806 023C | SD_AC12 | Auto CMD12 Error Status |
| 0x4806 0240 | SD_CAPA | Capabilities |
| 0x4806 0248 | SD_CUR_CAPA | Maximum current capabilities |

(1) SD/SDIO registers are limited to 32-bit data accesses; 16-bit and 8-bit accesses are not allowed and can corrupt register content.



Table 8-90. SD/SDIO Registers⁽¹⁾ (continued)

| HEX ADDRESS | ACRONYM | REGISTER NAME |
|-------------|------------|-------------------------------|
| 0x4806 0250 | SD_FE | Force Event |
| 0x4806 0254 | SD_ADMAES | ADMA Error Status |
| 0x4806 0258 | SD_ADMASAL | ADMA System address Low bits |
| 0x4806 025C | SD_ADMASAH | ADMA System address High bits |
| 0x4806 02FC | SD_REV | Versions |

8.16.2 SD/SDIO Electrical Data/Timing

Table 8-91. Timing Requirements for SD/SDIO

(see Figure 8-80, Figure 8-82)

| ` | , , | | | | |
|-----|----------------------------|---|-----|-----|------|
| NO. | | | MIN | MAX | UNIT |
| 1 | t _{su(CMDV-CLKH)} | Setup time, SD_CMD valid before SD_CLK rising clock edge | 4.1 | | ns |
| 2 | t _{h(CLKH-CMDV)} | Hold time, SD_CMD valid after SD_CLK rising clock edge | 1.9 | | ns |
| 3 | t _{su(DATV-CLKH)} | Setup time, SD_DATx valid before SD_CLK rising clock edge | 4.1 | | ns |
| 4 | t _{h(CLKH-DATV)} | Hold time, SD_DATx valid after SD_CLK rising clock edge | 1.9 | | ns |

Table 8-92. Switching Characteristics Over Recommended Operating Conditions for SD/SDIO

(see Figure 8-79, Figure 8-80, Figure 8-81, Figure 8-82)

| NO. | | PARAMETER | MIN | MAX | UNIT |
|-----|--------------------------|--|----------------------|------|------|
| 7 | f _{op(CLK)} | Operating frequency, SD_CLK | | 48 | MHz |
| | t _{c(CLK)} | Operating period: SD_CLK | 20.8 | | ns |
| 8 | f _{op(CLKID)} | Identification mode frequency, SD_CLK | | 400 | kHz |
| | t _{c(CLKID)} | Identification mode period: SD_CLK | 2500.0 | | ns |
| 9 | t _{w(CLKL)} | Pulse duration, SD_CLK low | 0.5*P ⁽¹⁾ | | ns |
| 10 | t _{w(CLKH)} | Pulse duration, SD_CLK high | 0.5*P ⁽¹⁾ | | ns |
| 11 | t _{r(CLK)} | Rise time, All Signals (10% to 90%) | | 2.2 | ns |
| 12 | t _{f(CLK)} | Fall time, All Signals (10% to 90%) | | 2.2 | ns |
| 13 | t _{d(CLKL-CMD)} | Delay time, SD_CLK rising clock edge to SD_CMD transition | 2.5 | 13.9 | ns |
| 14 | t _{d(CLKL-DAT)} | Delay time, SD_CLK rising clock edge to SD_DATx transition | 2.5 | 13.9 | ns |

(1) P = SD_CLK period.




Figure 8-79. SD Host Command Timing




Figure 8-80. SD Card Response Timing




Figure 8-81. SD Host Write Timing




Figure 8-82. SD Host Read and Card CRC Status Timing



8.17 Serial ATA Controller (SATA)

The Serial ATA (SATA) peripheral provides a direct interface for up to two hard disk drives (SATA) and supports the following features:

- Serial ATA 1.5 Gbps and 3 Gbps speeds
- Integrated PHY
- Integrated Rx and Tx data buffers
- Supports all SATA power management features
- · Hardware-assisted native command queuing (NCQ) for up to 32 entries
- Supports port multiplier with command-based switching for connection to multiple hard disk drives
- · Activity LED support.

For more detailed information on the SATA, see the SATA chapter in the *TMS320C6A816x C6000 DSP+ARM Processors Technical Reference Manual* (literature number SPRUGX9).

8.17.1 SATA Interface Design Specifications

This section provides PCB design and layout specifications for the SATA interface. The design rules constrain PCB trace length, PCB trace skew, signal integrity, cross-talk, and signal timing. Simulation and system design work has been done to ensure the SATA interface requirements are met.

A standard 100-MHz differential clock source must be used for SATA operation (for details, see Section 7.3.2).

8.17.1.1 SATA Interface Schematic

Figure 8-83 shows the data portion of the SATA interface schematic. The specific pin numbers can be obtained from Table 3-17, *Serial ATA Terminal Functions*.




Figure 8-83. SATA Interface High-Level Schematic

8.17.1.2 Compatible SATA Components and Modes

Table 8-93 shows the compatible SATA components and supported modes. Note that the only supported configuration is an internal cable from the processor host to the SATA device.

Table 8-93. SATA Supported Modes

| PARAMETER | MIN | MAX | UNIT | SUPPORTED |
|----------------|-----|-----|------|-----------|
| Transfer Rates | 1.5 | 3.0 | Gbps | |
| eSATA | - | - | - | No |
| xSATA | - | - | - | No |
| Backplane | - | - | - | No |
| Internal Cable | - | - | - | Yes |

8.17.1.3 PCB Stackup Specifications

Table 8-94 shows the PCB stackup and feature sizes required for SATA.

Table 8-94. SATA PCB Stackup Specifications

| PARAMETER | MIN | TYP | MAX | UNIT |
|---|-----|-----|-----|--------|
| PCB routing/plane layers | 4 | 6 | | Layers |
| Signal routing layers | 2 | 3 | | Layers |
| Number of ground plane cuts allowed within SATA routing region | - | - | 0 | Cuts |
| Number of layers between SATA routing region and reference ground plane | - | - | 0 | Layers |
| PCB trace width, w | - | 4 | - | Mils |
| PCB BGA escape via pad size | - | 20 | - | Mils |
| PCB BGA escape via hole size | - | 10 | | Mils |
| Processor BGA pad size ⁽¹⁾ | | 0.3 | | mm |

⁽¹⁾ NSMD pad, per IPC-7351A BGA pad size guideline.

8.17.1.4 Routing Specifications

The SATA data signal traces must be routed to achieve 100 Ω (±20%) differential impedance and 60 Ω (±15%) single-ended impedance. The single-ended impedance is required because differential signals are extremely difficult to closely couple on PCBs and, therefore, single-ended impedance becomes important. 60Ω is chosen for the single-ended impedance to minimize problems caused by too low an impedance.

These impedances are impacted by trace width, trace spacing, distance to reference planes, and dielectric material. Verify with a PCB design tool that the trace geometry for both data signal pairs results in as close to 100 Ω differential impedance and 60 Ω single-ended impedance traces as possible. For best accuracy, work with your PCB fabricator to ensure this impedance is met.

Table 8-95 shows the routing specifications for the SATA data signals.

Table 8-95. SATA Routing Specifications

| PARAMETER | MIN | TYP | MAX | UNIT |
|---|---------------------|-----|-------------------|---------------------|
| Processor-to-SATA header trace length | | | 10 ⁽¹⁾ | Inches |
| Number of stubs allowed on SATA traces ⁽²⁾ | | | 0 | Stubs |
| TX/RX pair differential impedance | 80 | 100 | 120 | Ω |
| TX/RX single ended impedance | 51 | 60 | 69 | Ω |
| Number of vias on each SATA trace | | | 3 | Vias ⁽³⁾ |
| SATA differential pair to any other trace spacing | 2*DS ⁽⁴⁾ | | | |

- Beyond this, signal integrity may suffer.
- In-line pads may be used for probing.
- Vias must be used in pairs with their distance minimized.
- DS = differential spacing of the SATA traces.

8.17.1.5 Coupling Capacitors

AC coupling capacitors are required on the receive data pair. Table 8-96 shows the requirements for these capacitors.

Table 8-96. SATA AC Coupling Capacitors Requirements

| PARAMETER | MIN | TYP | MAX | UNIT |
|--|-----|------|------|--------------------|
| SATA AC coupling capacitor value | 1 | 10 | 12 | nF |
| SATA AC coupling capacitor package size ⁽¹⁾ | | 0402 | 0603 | EIA ⁽²⁾ |

(1) The physical size of the capacitor should be as small as practical. Use the same size on both lines in each pair, placed side by side.

EIA LxW units; for example, a 0402 is a 40x20 mil surface-mount capacitor.

Downloaded from **Elcodis.com** electronic components distributor



8.17.2 SATA Peripheral Register Descriptions

Table 8-97. SATA Registers

| HEX ADDRESS | ACRONYM | REGISTER NAME |
|---------------------------|-----------|---------------------------------------|
| 0x4A14 0000 | CAP | HBA Capabilities |
| 0x4A14 0004 | GHC | Global HBA Control |
| 0x4A14 0008 | IS | Interrupt Status |
| 0x4A14 000C | PI | Ports Implemented |
| 0x4A14 0010 | VS | AHCI Version |
| 0x4A14 0014 | CCC_CTL | Command Completion Coalescing Control |
| 0x4A14 0018 | CCC_PORTS | Command Completion Coalescing Ports |
| 0x4A14 001C - 0x4A14 009C | - | Reserved |
| 0x4A14 00A0 | BISTAFR | BIST Active FIS |
| 0x4A14 00A4 | BISTCR | BIST Control |
| 0x4A14 00A8 | BISTFCTR | BIST FIS Count |
| 0x4A14 00AC | BISTSR | BIST Status |
| 0x4A14 00B0 | BISTDECR | BIST DWORD Error Count |
| 0x4A14 00B4 - 0x4A14 00DF | - | Reserved |
| 0x4A14 00E0 | TIMER1MS | BIST DWORD Error Count |
| 0x4A14 00E4 | - | Reserved |
| 0x4A14 00E8 | GPARAM1R | Global Parameter 1 |
| 0x4A14 00EC | GPARAM2R | Global Parameter 2 |
| 0x4A14 00F0 | PPARAMR | Port Parameter |
| 0x4A14 00F4 | TESTR | Test |
| 0x4A14 00F8 | VERSIONR | Version |
| 0x4A14 00FC | IDR (PID) | ID |
| 0x4A14 0100 | P0CLB | Port 0 Command List Base Address |
| 0x4A14 0104 | - | Reserved |
| 0x4A14 0108 | P0FB | Port 0 FIS Base Address |
| 0x4A14 010C | - | Reserved |
| 0x4A14 0110 | POIS | Port 0 Interrupt Status |
| 0x4A14 0114 | P0IE | Port 0 Interrupt Enable |
| 0x4A14 0118 | POCMD | Port 0 Command |
| 0x4A14 011C | - | Reserved |
| 0x4A14 0120 | P0TFD | Port 0 Task File Data |
| 0x4A14 0124 | POSIG | Port 0 Signature |
| 0x4A14 0128 | POSSTS | Port 0 Serial ATA Status (SStatus) |
| 0x4A14 012C | POSCTL | Port 0 Serial ATA Control (SControl) |
| 0x4A14 0130 | P0SERR | Port 0 Serial ATA Error (SError) |
| 0x4A14 0134 | POSACT | Port 0 Serial ATA Active (SActive) |
| 0x4A14 0138 | P0CI | Port 0 Command Issue |
| 0x4A14 013C | POSNTF | Port 0 Serial ATA Notification |
| 0x4A14 0140 - 0x4A14 016C | - | Reserved |
| 0x4A14 0170 | P0DMACR | Port 0 DMA Control |
| 0x4A14 0174 | - | Reserved |
| 0x4A14 0178 | P0PHYCR | Port 0 PHY Control |
| 0x4A14 017C | P0PHYSR | Port 0 PHY Status |
| 0x4A14 0180 | P1CLB | Port 1 Command List Base Address |
| 0x4A14 0184 | - | Reserved |



Table 8-97. SATA Registers (continued)

| HEX ADDRESS | ACRONYM | REGISTER NAME |
|---------------------------|----------|--------------------------------------|
| 0x4A14 0188 | P1FB | Port 1 FIS Base Address |
| 0x4A14 018C | = | Reserved |
| 0x4A14 0190 | P1IS | Port 1 Interrupt Status |
| 0x4A14 0194 | P1IE | Port 1 Interrupt Enable |
| 0x4A14 0198 | P1CMD | Port 1 Command |
| 0x4A14 019C | = | Reserved |
| 0x4A14 01A0 | P1TFD | Port 1 Task File Data |
| 0x4A14 01A4 | P1SIG | Port 1 Signature |
| 0x4A14 01A8 | P1SSTS | Port 1 Serial ATA Status (SStatus) |
| 0x4A14 01AC | P1SCTL | Port 1 Serial ATA Control (SControl) |
| 0x4A14 01B0 | P1SERR | Port 1 Serial ATA Error (SError) |
| 0x4A14 01B4 | P1SACT | Port 1 Serial ATA Active (SActive) |
| 0x4A14 01B8 | P1CI | Port 1 Command Issue |
| 0x4A14 01BC | P1SNTF | Port 1 Serial ATA Notification |
| 0x4A14 01C0 - 0x4A14 01EC | - | Reserved |
| 0x4A14 01F0 | P1DMACR | Port 1 DMA Control |
| 0x4A14 01F4 | - | Reserved |
| 0x4A14 01F8 | P1PHYCR | Port 1 PHY Control |
| 0x4A14 01FC | P1PHYSR | Port 1 PHY Status |
| 0x4A14 1100 | IDLE | Idle and Standby Modes |
| 0x4A14 1104 | PHYCFGR2 | PHY Configuration 2 |



8.18 Serial Peripheral Interface (SPI)

The SPI is a high-speed synchronous serial input/output port that allows a serial bit stream of programmed length (4 to 32 bits) to be shifted into and out of the device at a programmed bit-transfer rate. The SPI is normally used for communication between the device and external peripherals. Typical applications include an interface-to-external I/O or peripheral expansion via devices such as shift registers, display drivers, SPI EEPROMs, and analog-to-digital converters (ADCs).

The SPI supports the following features:

- Master/slave operation
- Four chip selects for interfacing/control to up to four SPI slave devices and connection to a single external master
- · 32-bit shift register
- Buffered receive/transmit data register per channel (1 word deep), FIFO size is 64 bytes
- Programmable SPI configuration per channel (clock definition, enable polarity and word width)
- Supports one interrupt request and two DMA requests per channel.

For more detailed information on the SPI, see the SPI chapter in the *TMS320C6A816x C6000 DSP+ARM Processors Technical Reference Manual* (literature number SPRUGX9).

8.18.1 SPI Peripheral Register Descriptions

Table 8-98. SPI Registers

| HEX ADDRESS | ACRONYM | REGISTER NAME |
|---------------------------|-----------------|-------------------------|
| 0x4803 0000 - 0x4803 010C | - | RESERVED |
| 0x4803 0110 | MCSPI_SYSCONFIG | SYSTEM CONFIGURATION |
| 0x4803 0114 | MCSPI_SYSSTATUS | SYSTEM STATUS |
| 0x4803 0118 | MCSPI_IRQSTATUS | INTERRUPT STATUS |
| 0x4803 011C | MCSPI_IRQENABLE | INTERRUPT ENABLE |
| 0x4803 0120 | - | RESERVED |
| 0x4803 0124 | MCSPI_SYST | SYSTEM TEST |
| 0x4803 0128 | MCSPI_MODULCTRL | MODULE CONTROL |
| 0x4803 012C | MCSPI_CH0CONF | CHANNEL 0 CONFIGURATION |
| 0x4803 0130 | MCSPI_CH0STAT | CHANNEL 0 STATUS |
| 0x4803 0134 | MCSPI_CH0CTRL | CHANNEL 0 CONTROL |
| 0x4803 0138 | MCSPI_TX0 | CHANNEL 0 TRANSMITTER |
| 0x4803 013C | MCSPI_RX0 | CHANNEL 0 RECEIVER |
| 0x4803 0140 | MCSPI_CH1CONF | CHANNEL 1 CONFIGURATION |
| 0x4803 0144 | MCSPI_CH1STAT | CHANNEL 1 STATUS |
| 0x4803 0148 | MCSPI_CH1CTRL | CHANNEL 1 CONTROL |
| 0x4803 014C | MCSPI_TX1 | CHANNEL 1 TRANSMITTER |
| 0x4803 0150 | MCSPI_RX1 | CHANNEL 1 RECEIVER |
| 0x4803 0154 | MCSPI_CH2CONF | CHANNEL 2 CONFIGURATION |
| 0x4803 0158 | MCSPI_CH2STAT | CHANNEL 2 STATUS |
| 0x4803 015C | MCSPI_CH2CTRL | CHANNEL 2 CONTROL |
| 0x4803 0160 | MCSPI_TX2 | CHANNEL 2 TRANSMITTER |
| 0x4803 0164 | MCSPI_RX2 | CHANNEL 2 RECEIVER |
| 0x4803 0168 | MCSPI_CH3CONF | CHANNEL 3 CONFIGURATION |
| 0x4803 016C | MCSPI_CH3STAT | CHANNEL 3 STATUS |
| 0x4803 0170 | MCSPI_CH3CTRL | CHANNEL 3 CONTROL |
| 0x4803 0174 | MCSPI_TX3 | CHANNEL 3 TRANSMITTER |
| 0x4803 0178 | MCSPI_RX3 | CHANNEL 3 RECEIVER |



Table 8-98. SPI Registers (continued)

| HEX ADDRESS | ACRONYM | REGISTER NAME |
|---------------------------|-----------------|-----------------|
| 0x4803 017C | MCSPI_XFERLEVEL | TRANSFER LEVELS |
| 0x4803 0180 - 0x4803 01FF | - | RESERVED |



8.18.2 SPI Electrical/Data Timing

Table 8-99. Timing Requirements for SPI - Master Mode

(see Figure 8-84 and Figure 8-85)

| NO. | | | | MIN | MAX | UNIT |
|-----|--|--|----------------------------|--------------------------|------|------|
| | - | MASTER: 1 LOAD AT A MAX | (IMUM OF 5 pF | | | |
| 1 | t _{c(SPICLK)} | Cycle time, SPI_CLK ⁽¹⁾⁽²⁾ | | 20.8(3) | | ns |
| 2 | t _{w(SPICLKL)} | Pulse duration, SPI_CLK low ⁽¹⁾ | | 0.5*P - 1 ⁽⁴⁾ | | ns |
| 3 | t _{w(SPICLKH)} | Pulse duration, SPI_CLK high ⁽¹⁾ | | 0.5*P - 1 ⁽⁴⁾ | | ns |
| 4 | t _{su(MISO-SPICLK)} | Setup time, SPI_D[x] valid before SPI_CLK acti | ve edge ⁽¹⁾ | 2.29 | | ns |
| 5 | t _h (SPICLK-MISO) | Hold time, SPI_D[x] valid after SPI_CLK active | edge ⁽¹⁾ | 2.67 | | ns |
| 6 | t _{d(SPICLK-MOSI)} | Delay time, SPI_CLK active edge to SPI_D[x] tr | ransition ⁽¹⁾ | -3.57 | 3.57 | ns |
| 7 | t _{d(SCS-MOSI)} | Delay time, SPI_SCS[x] active edge to SPI_D[x |] transition | | 3.57 | ns |
| 0 | | Delay time, SPI_SCS[x] active to SPI_CLK | B-4.2 ⁽⁶⁾ | | ns | |
| 8 | t _d (SCS-SPICLK) | first edge ⁽¹⁾ | MASTER_PHA1 ⁽⁵⁾ | A-4.2 ⁽⁷⁾ | | ns |
| 0 | Delay time, SPI CLK last edge to SPI S0 | Delay time, SPI_CLK last edge to SPI_SCS[x] | MASTER_PHA0 ⁽⁵⁾ | A-4.2 ⁽⁷⁾ | | ns |
| 9 | t _d (SPICLK-SCS) inactive (1) | | MASTER_PHA1 ⁽⁵⁾ | B-4.2 ⁽⁶⁾ | | ns |
| | | MASTER: UP TO 4 LOADS AT A MAX | IMUM TOTAL OF 25 pF | | | |
| 1 | t _{c(SPICLK)} | Cycle time, SPI_CLK ⁽¹⁾⁽²⁾ | | 41.7 ⁽⁸⁾ | | ns |
| 2 | t _{w(SPICLKL)} | Pulse duration, SPI_CLK low ⁽¹⁾ | | 0.5*P - 2 ⁽⁴⁾ | | ns |
| 3 | t _{w(SPICLKH)} | Pulse duration, SPI_CLK high (1) | | 0.5*P - 2 ⁽⁴⁾ | | ns |
| 4 | t _{su(MISO-SPICLK)} | Setup time, SPI_D[x] valid before SPI_CLK acti | ve edge ⁽¹⁾ | 3.02 | | ns |
| 5 | t _{h(SPICLK-MISO)} | Hold time, SPI_D[x] valid after SPI_CLK active | edge ⁽¹⁾ | 2.76 | | ns |
| 6 | t _{d(SPICLK-MOSI)} | Delay time, SPI_CLK active edge to SPI_D[x] tr | ransition ⁽¹⁾ | -4.62 | 4.62 | ns |
| 7 | t _{d(SCS-MOSI)} | Delay time, SPI_SCS[x] active edge to SPI_D[x | | 4.62 | ns | |
| 0 | Delay time, SPI_SCS[x] active to SPI_CLK | | MASTER_PHA0 ⁽⁵⁾ | B-2.54 ⁽⁶⁾ | | ns |
| 8 | t _d (SCS-SPICLK) | first edge ⁽¹⁾ | MASTER_PHA1 ⁽⁵⁾ | A-2.54 ⁽⁷⁾ | | ns |
| 0 | | Delay time, SPI_CLK last edge to SPI_SCS[x] | MASTER_PHA0 ⁽⁵⁾ | A-2.54 ⁽⁷⁾ | | ns |
| 9 | t _d (SPICLK-SCS) | spiclk-scs) inactive ⁽¹⁾ | | B-2.54 ⁽⁶⁾ | | ns |

This timing applies to all configurations regardless of SPI_CLK polarity and which clock edges are used to drive output data and capture (1) input data.

Related to the SPI_CLK maximum frequency.

Maximum frequency = 48 MHz

⁽⁴⁾ P = SPICLK period.

⁽⁶⁾

SPI_CLK period.

SPI_CLK period.

SPI_CLK phase is programmable with the PHA bit of the SPI_CH(i)CONF register.

B = (TCS + 0.5) * TSPICLKREF * F_{ratio} , where TCS is a bit field of the SPI_CH(i)CONF register and F_{ratio} = Even \geq 2.

When P = 20.8 ns, A = (TCS + 1) * TSPICLKREF, where TCS is a bit field of the SPI_CH(i)CONF register. When P > 20.8 ns, A = (TCS + 0.5) * F_{ratio} * TSPICLKREF, where TCS is a bit field of the SPI_CH(i)CONF register.

Maximum frequency = 24 MHz

POL=0

POL=1

SPI_SCLK (Out)

SPI_SCLK (Out)

SPI_D[x] (Out)






Figure 8-84. SPI Master Mode Transmit Timing


-2

3

Bit n-1 (X) Bit n-2 (X) Bit n-3 (X) Bit 1 (X) Bit 0

– 8








Figure 8-85. SPI Master Mode Receive Timing

Table 8-100. Timing Requirements for SPI - Slave Mode

(see Figure 8-86 and Figure 8-87)

| NO. | | | MIN | MAX | UNIT |
|-----|------------------------------|---|--------------------------|------|------|
| 1 | t _{c(SPICLK)} | Cycle time, SPI_CLK ⁽¹⁾⁽²⁾ | 62.5 ⁽³⁾ | | ns |
| 2 | t _{w(SPICLKL)} | Pulse duration, SPI_CLK low ⁽¹⁾ | 0.5*P - 3 ⁽⁴⁾ | | ns |
| 3 | t _{w(SPICLKH)} | Pulse duration, SPI_CLK high (1) | 0.5*P - 3 ⁽⁴⁾ | | ns |
| 4 | t _{su(MOSI-SPICLK)} | Setup time, SPI_D[x] valid before SPI_CLK active edge ⁽¹⁾ | 12.92 | | ns |
| 5 | t _{h(SPICLK-MOSI)} | Hold time, SPI_D[x] valid after SPI_CLK active edge ⁽¹⁾ | 12.92 | | ns |
| 6 | t _{d(SPICLK-MISO)} | Delay time, SPI_CLK active edge to SPI_D[x] transition ⁽¹⁾ | -4.00 | 17.1 | ns |
| 7 | t _{d(SCS-MISO)} | Delay time, SPI_SCS[x] active edge to SPI_D[x] transition (5) | | 17.1 | ns |
| 8 | t _{su(SCS-SPICLK)} | Setup time, SPI_SCS[x] valid before SPI_CLK first edge ⁽¹⁾ | 12.92 | | ns |
| 9 | t _h (SPICLK-SCS) | Hold time, SPI_SCS[x] valid after SPI_CLK last edge (1) | 12.92 | | ns |

⁽¹⁾ This timing applies to all configurations regardless of SPI_CLK polarity and which clock edges are used to drive output data and capture input data.

⁽²⁾ Related to the input maximum frequency supported by the SPI module.

⁽³⁾ Maximum frequency = 16 MHz

⁽⁴⁾ P = SPICLK period.

⁽⁵⁾ PHA = 0; SPI_CLK phase is programmable with the PHA bit of the SPI_CH(i)CONF register.






Figure 8-86. SPI Slave Mode Transmit Timing

Bit n-1 X Bit n-2 X Bit n-3 X Bit 1 X Bit 0

SPI_SCLK (In)

SPI_D[x] (Out)






Figure 8-87. SPI Slave Mode Receive Timing



8.19 Timers

The device has seven 32-bit general-purpose (GP) timers that have the following features:

- Timers 1-3 are for software use and do not have an external connection
- Dedicated input trigger for capture mode and dedicated output trigger/pulse width modulation (PWM) signal
- Interrupts generated on overflow, compare, and capture
- Free-running 32-bit upward counter
- Supported modes:
 - Compare and capture modes
 - Auto-reload mode
 - Start-stop mode
- Timer[7:1] functional clock is sourced from either the 27-MHz system clock, 32.768-kHz RTC clock or the TCLKIN external timer input clock, as selected within the PRCM
- On-the-fly read/write register (while counting)
- Generates interrupts to the ARM and DSP CPUs.

The device has one system watchdog timer that has the following features:

- Free-running 32-bit upward counter
- On-the-fly read/write register (while counting)
- Reset upon occurrence of a timer overflow condition
- Two possible clock sources:
 - Internal 32.768-kHz clock derived from 27-MHz system clock.
 - External clock input on the CLKIN32 input pin.

The watchdog timer is used to provide a recovery mechanism for the device in the event of a fault condition, such as a non-exiting code loop.

For more detailed information, see the Timers chapter in the TMS320C6A816x C6000 DSP+ARM Processors Technical Reference Manual (literature number SPRUGX9).

8.19.1 Timer Peripheral Register Descriptions

Table 8-101. Timer1-7 Registers⁽¹⁾

| TIMER1 HEX ADDRESS | TIMER2 HEX ADDRESS | TIMER3 HEX ADDRESS | TIMER4 HEX ADDRESS | TIMER5 HEX ADDRESS | TIMER6 HEX ADDRESS | TIMER7 HEX ADDRESS | ACRONYM | REGISTER NAME |
|-----------------------|-----------------------|-----------------------|-----------------------|-----------------------|-----------------------|-----------------------|-------------------|--------------------------------|
| 0x4802 E000 | 0x4804 0000 | 0x4804 2000 | 0x4804 4000 | 0x4804 6000 | 0x4804 8000 | 0x4804 A000 | TIDR | Identification |
| 0x4802 E010 | 0x4804 0010 | 0x4804 2010 | 0x4804 4010 | 0x4804 6010 | 0x4804 8010 | 0x4804 A010 | TIOCP_CFG | Timer OCP Configuration |
| 0x4802 E020 | 0x4804 0020 | 0x4804 2020 | 0x4804 4020 | 0x4804 6020 | 0x4804 8020 | 0x4804 A020 | IRQ_EOI | Timer IRQ End-Of- Interrupt |
| 0x4802 E024 | 0x4804 0024 | 0x4804 2024 | 0x4804 4024 | 0x4804 6024 | 0x4804 8024 | 0x4804 A024 | IRQSTATUS_ RAW | Timer IRQSTATUS Raw |
| 0x4802 E028 | 0x4804 0028 | 0x4804 2028 | 0x4804 4028 | 0x4804 6028 | 0x4804 8028 | 0x4804 A028 | IRQSTATUS | Timer IRQSTATUS |
| 0x4802 E02C | 0x4804 002C | 0x4804 202C | 0x4804 402C | 0x4804 602C | 0x4804 802C | 0x4804 A02C | IRQSTATUS_ SET | Timer IRQENABLE Set |
| 0x4802 E030 | 0x4804 0030 | 0x4804 2030 | 0x4804 4030 | 0x4804 6030 | 0x4804 8030 | 0x4804 A030 | IRQSTATUS_ CLR | Timer IRQENABLE Clear |
| 0x4802 E034 | 0x4804 0034 | 0x4804 2034 | 0x4804 4034 | 0x4804 6034 | 0x4804 8034 | 0x4804 A034 | IRQWAKEEN | Timer IRQ Wakeup Enable |
| 0x4802 E038 | 0x4804 0038 | 0x4804 2038 | 0x4804 4038 | 0x4804 6038 | 0x4804 8038 | 0x4804 A038 | TCLR | Timer Control |
| 0x4802 E03C | 0x4804 003C | 0x4804 203C | 0x4804 403C | 0x4804 603C | 0x4804 803C | 0x4804 A03C | TCRR | Timer Counter |
| 0x4802 E040 | 0x4804 0040 | 0x4804 2040 | 0x4804 4040 | 0x4804 6040 | 0x4804 8040 | 0x4804 A040 | TLDR | Timer Load |
| 0x4802 E044 | 0x4804 0044 | 0x4804 2044 | 0x4804 4044 | 0x4804 6044 | 0x4804 8044 | 0x4804 A044 | TTGR | Timer Trigger |

All Timer registers are: 32-bit register accessible in 16-bit mode and use little-endian addressing. (1)



Table 8-101. Timer1-7 Registers⁽¹⁾ (continued)

| TIMER1 HEX ADDRESS | TIMER2 HEX ADDRESS | TIMER3 HEX ADDRESS | TIMER4 HEX ADDRESS | TIMER5 HEX ADDRESS | TIMER6 HEX ADDRESS | TIMER7 HEX ADDRESS | ACRONYM | REGISTER NAME |
|-----------------------|-----------------------|-----------------------|-----------------------|-----------------------|-----------------------|-----------------------|---------|--|
| 0x4802 E048 | 0x4804 0048 | 0x4804 2048 | 0x4804 4048 | 0x4804 6048 | 0x4804 8048 | 0x4804 A048 | TWPS | Timer Write Posted Status |
| 0x4802 E04C | 0x4804 004C | 0x4804 204C | 0x4804 404C | 0x4804 604C | 0x4804 804C | 0x4804 A04C | TMAR | Timer Match |
| 0x4802 E050 | 0x4804 0050 | 0x4804 2050 | 0x4804 4050 | 0x4804 6050 | 0x4804 8050 | 0x4804 A050 | TCAR1 | Timer Capture |
| 0x4802 E054 | 0x4804 0054 | 0x4804 2054 | 0x4804 4054 | 0x4804 6054 | 0x4804 8054 | 0x4804 A054 | TSICR | Timer Synchronous Interface Control |
| 0x4802 E058 | 0x4804 0058 | 0x4804 2058 | 0x4804 4058 | 0x4804 6058 | 0x4804 8058 | 0x4804 A058 | TCAR2 | Timer Capture |

Table 8-102. Watchdog Timer Registers

| HEX ADDRESS | ACRONYM | REGISTER NAME |
|-------------|-------------|-----------------------------|
| 0x480C 2000 | WIDR | IP Revision Identifier |
| 0x480C 2010 | WDSC | OCP interface parameters |
| 0x480C 2014 | WDST | Status information |
| 0x480C 2018 | WISR | Interrupt events pending |
| 0x480C 201C | WIER | Interrupt events control |
| 0x480C 2020 | WWER | Wakeup events control |
| 0x480C 2024 | WCLR | Counter prescaler control |
| 0x480C 2028 | WCRR | Internal counter value |
| 0x480C 202C | WLDR | Timer load value |
| 0x480C 2030 | WTGR | Watchdog counter reload |
| 0x480C 2034 | WWPS | Write posting bits |
| 0x480C 2044 | WDLY | Event detection delay value |
| 0x480C 2048 | WSPR | Start-stop value |
| 0x480C 2050 | WIRQEOI | Software End Of Interrupt |
| 0x480C 2054 | WIRQSTATRAW | IRQ unmasked status |
| 0x480C 2058 | WIRQSTAT | IRQ masked status |
| 0x480C 205C | WIRQENSET | IRQ enable |
| 0x480C 2060 | WIRQENCLR | IRQ enable clear |
| 0x480C 2064 | WIRQWAKEEN | IRQ wakeup events control |



8.19.2 Timer Electrical/Data Timing

Table 8-103. Timing Requirements for Timer

(see Figure 8-88)

| NO. | | MIN MAX | UNIT |
|-----|--|-------------------|------|
| 1 | t _{w(EVTIH)} Pulse duration, high | 4P ⁽¹⁾ | ns |
| 2 | t _{w(EVTIL)} Pulse duration, low | 4P ⁽¹⁾ | ns |

⁽¹⁾ P = module clock.

Table 8-104. Switching Characteristics Over Recommended Operating Conditions for Timer

(see Figure 8-88)

| NO. | PARAMETER | MIN MAX | UNIT |
|-----|--|---------------------|------|
| 3 | t _{w(EVTOH)} Pulse duration, high | 4P-3 ⁽¹⁾ | ns |
| 4 | t _{w(EVTOL)} Pulse duration, low | 4P-3 ⁽¹⁾ | ns |

(1) P = module clock.




Figure 8-88. Timer Timing



8.20 Universal Asynchronous Receiver/Transmitter (UART)

The UART performs serial-to-parallel conversions on data received from a peripheral device and parallel-to-serial conversion on data received from the CPU. The device provides up to three UART peripheral interfaces, depending on the selected pin multiplexing.

Each UART has the following features:

- Selectable UART/IrDA (SIR/MIR)/CIR modes
- Dual 64-entry FIFOs for received and transmitted data payload
- Programmable and selectable transmit and receive FIFO trigger levels for DMA and interrupt generation
- Baud-rate generation based upon programmable divisors N (N=1...16384)
- · Two DMA requests and one interrupt request to the system
- Can connect to any RS-232 compliant device.

UART functions include:

- Baud-rate up to 3.6 Mbit/s
- Programmable serial interfaces characteristics
 - 5, 6, 7, or 8-bit characters
 - Even, odd, or no parity-bit generation and detection
 - 1, 1.5, or 2 stop-bit generation
 - Flow control: hardware (RTS/CTS) or software (XON/XOFF)
- Additional modem control functions (UART0_DTR, UART0_DSR, UART0_DCD, and UART0_RIN) for UART0 only; UART1 and UART2 do not support full-flow control signaling.

IR-IrDA functions include:

- Support of IrDA 1.4 slow infrared (SIR, baud-rate up to 115.2 Kbits/s), medium infrared (MIR, baud-rate up to 1.152 Mbits/s) and fast infrared (FIR baud-rate up to 4.0 Mbits/s) communications
- Supports framing error, cyclic redundancy check (CRC) error, illegal symbol (FIR), and abort pattern (SIR, MIR) detection
- 8-entry status FIFO (with selectable trigger levels) available to monitor frame length and frame errors.

IR-CIR functions include:

- · Consumer infrared (CIR) remote control mode with programmable data encoding
- Free data format (supports any remote control private standards)
- Selectable bit rate and configurable carrier frequency.

For more detailed information on the UART peripheral, see the UART chapter in the *TMS320C6A816x C6000 DSP+ARM Processors Technical Reference Manual* (literature number <u>SPRUGX9</u>).



8.20.1 UART Peripheral Register Descriptions

Table 8-105 lists the UART register name summary. Table 8-106 shows the UART registers along with their configuration requirements.

Table 8-105. UART Register Summary

| ACRONYM | REGISTER NAME | ACRONYM | REGISTER NAME |
|---------|----------------------------|---------|-----------------------------|
| RHR | Receive Holding | RXFLH | Receive Frame Length High |
| THR | Transmit Holding | BLR | BOF Control |
| IER | Interrupt Enable | ACREG | Auxilliary Control |
| IIR | Interrupt Identification | SCR | Supplementary Control |
| FCR | FIFO Control | SSR | Supplementary Status |
| LCR | Line Control | EBLR | BOF Length |
| MCR | Modem Control | MVR | Module Version |
| LSR | Line Status | SYSC | System Configuration |
| MSR | Modem Status | SYSS | System Status |
| SPR | Scratchpad | WER | Wake-up Enable |
| TCR | Transmission Control | CFPS | Carrier Frequency Prescaler |
| TLR | Trigger Level | DLL | Divisor Latch Low |
| MDR1 | Mode Definition 1 | DLH | Divisor Latch High |
| MDR2 | Mode Definition 2 | UASR | UART Autobauding Status |
| SFLSR | Status FIFO Line Status | EFR | Enhanced Feature |
| RESUME | Resume | XON1 | UART XON1 Character |
| SFREGL | Status FIFO Low | XON2 | UART XON2 Character |
| SFREGH | Status FIFO High | XOFF1 | UART XOFF1 Character |
| TXFLL | Transmit Frame Length Low | XOFF2 | UART XOFF2 Character |
| TXFLH | Transmit Frame Length High | ADDR1 | IrDA Address 1 |
| RXFLL | Receive Frame Length Low | ADDR2 | IrDA Address 2 |

Table 8-106. UART Registers Configuration Requirements (1)(2)(3)

| | | | | | REGI | STER | | |
|----------------------|----------------------|----------------------|---------|---------|---------------------|--------------------|----------------|----------------|
| UARTO HEX ADDRESS | UART1 HEX ADDRESS | UART2 HEX ADDRESS | LCR[| 7] = 0 | LCR[7] = 1 a ≠ 0 | nd LCR[7:0] dBF | LCR[7:0 |] = 0xBF |
| | | | READ | WRITE | READ | WRITE | READ | WRITE |
| 0x4802 0000 | 0x4802 2000 | 0x4802 4000 | RHR | THR | DLL | DLL | DLL | DLL |
| 0x4802 0004 | 0x4802 2004 | 0x4802 4004 | IER | IER | DLH | DLH | DLH | DLH |
| 0x4802 0008 | 0x4802 2008 | 0x4802 4008 | IIR | FCR | IIR | FCR | EFR | EFR |
| 0x4802 000C | 0x4802 200C | 0x4802 400C | LCR | LCR | LCR | LCR | LCR | LCR |
| 0x4802 0010 | 0x4802 2010 | 0x4802 4010 | MCR | MCR | MCR | MCR | XON1/ ADDR1 | XON1/ ADDR1 |
| 0x4802 0014 | 0x4802 2014 | 0x4802 4014 | LSR | - | LSR | - | XON2/ ADDR2 | XON2/ ADDR2 |
| 0x4802 0018 | 0x4802 2018 | 0x4802 4018 | MSR/TCR | TCR | MSR/TCR | TCR | XOFF1/ TCR | XOFF1/ TCR |
| 0x4802 001C | 0x4802 201C | 0x4802 401C | SPR/TLR | SPR/TLR | SPR/TLR | SPR/TLR | XOFF2/ TLR | XOFF2/ TLR |
| 0x4802 0020 | 0x4802 2020 | 0x4802 4020 | MDR1 | MDR1 | MDR1 | MDR1 | MDR1 | MDR1 |
| 0x4802 0024 | 0x4802 2024 | 0x4802 4024 | MDR2 | MDR2 | MDR2 | MDR2 | MDR2 | MDR2 |
| 0x4802 0028 | 0x4802 2028 | 0x4802 4028 | SFLSR | TXFLL | SFLSR | TXFLL | SFLSR | TXFLL |

The transmission control register (TCR) and the trigger level register (TLR) are accessible only when EFR[4]=1 and MCR[6]=1.

304 Peripheral Information and Timings Copyright © 2010-2012, Texas Instruments Incorporated

⁽²⁾ MCR[7:5] and FCR[5:4] can only be written when EFR[4]=1.

⁽³⁾ In UART modes, IER[7:4] can only be written when EFR[4]=1. In IrDA/CIR modes, EFR[4] has no impact on the access to IER[7:4].



Table 8-106. UART Registers Configuration Requirements⁽¹⁾⁽²⁾⁽³⁾ (continued)

| | | | | | REGI | STER | | |
|------------------------------|------------------------------|------------------------------|--------|--------|---------------------|---------------------|---------|----------|
| UARTO HEX ADDRESS | UART1 HEX ADDRESS | UART2 HEX ADDRESS | LCR[| 7] = 0 | LCR[7] = 1 a ≠ 0 | ind LCR[7:0] kBF | LCR[7:0 |] = 0xBF |
| | | | READ | WRITE | READ | WRITE | READ | WRITE |
| 0x4802 002C | 0x4802 202C | 0x4802 402C | RESUME | TXFLH | RESUME | TXFLH | RESUME | TXFLH |
| 0x4802 0030 | 0x4802 2030 | 0x4802 4030 | SFREGL | RXFLL | SFREGL | RXFLL | SFREGL | RXFLL |
| 0x4802 0034 | 0x4802 2034 | 0x4802 4034 | SFREGH | RXFLH | SFREGH | RXFLH | SFREGH | RXFLH |
| 0x4802 0038 | 0x4802 2038 | 0x4802 4038 | BLR | BLR | UASR | - | UASR | - |
| 0x4802 003C | 0x4802 203C | 0x4802 403C | ACREG | ACREG | - | - | - | - |
| 0x4802 0040 | 0x4802 2040 | 0x4802 4040 | SCR | SCR | SCR | SCR | SCR | SCR |
| 0x4802 0044 | 0x4802 2044 | 0x4802 4044 | SSR | SSR[2] | SSR | SSR[2] | SSR | SSR[2] |
| 0x4802 0048 | 0x4802 2048 | 0x4802 4048 | EBLR | EBLR | - | - | - | - |
| 0x4802 004C | 0x4802 204C | 0x4802 404C | - | - | - | - | - | - |
| 0x4802 0050 | 0x4802 2050 | 0x4802 4050 | MVR | - | MVR | - | MVR | - |
| 0x4802 0054 | 0x4802 2054 | 0x4802 4054 | SYSC | SYSC | SYSC | SYSC | SYSC | SYSC |
| 0x4802 0058 | 0x4802 2058 | 0x4802 4058 | SYSS | | SYSS | | SYSS | |
| 0x4802 005C | 0x4802 205C | 0x4802 405C | WER | WER | WER | WER | WER | WER |
| 0x4802 0060 | 0x4802 2060 | 0x4802 4060 | CFPS | CFPS | CFPS | CFPS | CFPS | CFPS |
| 0x4802 0064 - 0x4802 00C4 | 0x4802 2064 - 0x4802 20C4 | 0x4802 4064 - 0x4802 40C4 | - | - | - | - | - | - |



8.20.2 UART Electrical/Data Timing

Table 8-107. Timing Requirements for UART

(see Figure 8-89)

| NO. | | | MIN | MAX | UNIT |
|-----|------------------------|---|----------------------|----------------------|------|
| 4 | $t_{w(RX)}$ | Pulse width, receive data bit, 15/30/100pF high or low | 0.96U ⁽¹⁾ | 1.05U ⁽¹⁾ | ns |
| 5 | t _{w(CTS)} | Pulse width, receive start bit, 15/30/100pF high or low | 0.96U ⁽¹⁾ | 1.05U ⁽¹⁾ | ns |
| | t _{d(RTS-TX)} | Delay time, transmit start bit to transmit data | P ⁽²⁾ | | ns |
| | t _{d(CTS-TX)} | Delay time, receive start bit to transmit data | P ⁽²⁾ | | ns |

- (1) U = UART baud time = 1/programmed baud rate
- (2) P = clock period of the reference clock (FCLK, usually 48 MHz).

Table 8-108. Switching Characteristics Over Recommended Operating Conditions for UART

(see Figure 8-89)

| NO. | | PARAMETER | | | MAX | UNIT |
|-----|---------------------|--|--------|----------------------|----------------------|------|
| | | | 15 pF | | 5 | |
| | f _(baud) | Maximum programmable baud rate | 30 pF | | 0.23 | MHz |
| | | | 100 pF | | 0.115 | |
| 2 | t _{w(TX)} | Pulse width, transmit data bit, 15/30/100 pF high or low | | U - 2 ⁽¹⁾ | U + 2 ⁽¹⁾ | ns |
| 3 | t _{w(RTS)} | Pulse width, transmit start bit, 15/30/100 pF high or low U - 2 ⁽¹⁾ | | | U + 2 ⁽¹⁾ | ns |

(1) U = UART baud time = 1/programmed baud rate




Figure 8-89. UART Timing



8.21 Universal Serial Bus (USB2.0)

The device includes two USB2.0 modules which support the Universal Serial Bus Specification Revision 2.0. The following are some of the major USB features that are supported:

- USB 2.0 peripheral at high speed (HS: 480 Mbps) and full speed (FS: 12 Mbps)
- USB 2.0 host at HS, FS, and low speed (LS: 1.5 Mbps)
- Each endpoint (other than endpoint 0, control only) can support all transfer modes (control, bulk, interrupt, and isochronous)
- Supports high-bandwidth ISO mode
- Supports 16 Transmit (TX) and 16 Receive (RX) endpoints including endpoint 0
- FIFO RAM 32K endpoint Programmable size
- Includes two integrated PHYs; requires a low-jitter 24-MHz source clock for its PLL
- RNDIS-like mode for terminating RNDIS-type protocols without using short-packet termination for support of MSC applications.

The USB2.0 modules do not support the following features:

- On-chip charge pump (VBUS power must be generated external to the device)
- · RNDIS mode acceleration for USB sizes that are not multiples of 64 bytes
- Endpoint max USB packet sizes that do not conform to the USB2.0 spec (for FS/LS: 8, 16, 32, 64, and 1023 are defined; for HS: 64, 128, 512, and 1024 are defined).

For more detailed information on the USB2.0 peripheral, see the USB2.0 chapter in the *TMS320C6A816x C6000 DSP+ARM Processors Technical Reference Manual* (literature number <u>SPRUGX9</u>). For detailed information on USB board design and layout guidelines, see the *USB 2.0 Board Design and Layout Guidelines* application report (literature number <u>SPRAAR7</u>)

8.21.1 USB2.0 Peripheral Register Descriptions

Table 8-109. USB2.0 Submodules

| SUBMODULE ADDRESS OFFSET | SUBMODULE NAME | | |
|-----------------------------|----------------------------------|--|--|
| 0x0000 | USBSS registers | | |
| 0x1000 | USB0 controller registers | | |
| 0x1800 | USB1 controller registers | | |
| 0x2000 | CPPI DMA controller registers | | |
| 0x3000 | CPPI DMA scheduler registers | | |
| 0x4000 | CPPI DMA Queue Manager registers | | |

Table 8-110. USB Subsystem (USBSS) Registers (1)

| HEX ADDRESS | ACRONYM | REGISTER NAME |
|---------------------------|------------|----------------------|
| 0x4740 0000 | REVREG | USBSS REVISION |
| 0x4740 0004 - 0x4740 000C | - | Reserved |
| 0x4740 0010 | SYSCONFIG | USBSS SYSCONFIG |
| 0x4740 0014 - 0x4740 001C | - | Reserved |
| 0x4740 0020 | EOI | USBSS IRQ_EOI |
| 0x4740 0024 | IRQSTATRAW | USBSS IRQ_STATUS_RAW |
| 0x4740 0028 | IRQSTAT | USBSS IRQ_STATUS |
| 0x4740 002C | IRQENABLER | USBSS IRQ_ENABLE_SET |
| 0x4740 0030 | IRQCLEARR | USBSS IRQ_ENABLE_CLR |

(1) USBSS registers contain the registers that are used to control at the global level and apply to all submodules.



Table 8-110. USB Subsystem (USBSS) Registers⁽¹⁾ (continued)

| HEX ADDRESS | ACRONYM | REGISTER NAME |
|---------------------------|-------------------|---------------------------------|
| 0x4740 0034 - 0x4740 00FC | - | Reserved |
| 0x4740 0100 | IRQDMATHOLDTX00 | USBSS IRQ_DMA_THRESHOLD_TX0_0 |
| 0x4740 0104 | IRQDMATHOLDTX01 | USBSS IRQ_DMA_THRESHOLD_TX0_1 |
| 0x4740 0108 | IRQDMATHOLDTX02 | USBSS IRQ_DMA_THRESHOLD_TX0_2 |
| 0x4740 010C | IRQDMATHOLDTX03 | USBSS IRQ_DMA_THRESHOLD_TX0_3 |
| 0x4740 0110 | IRQDMATHOLDRX00 | USBSS IRQ_DMA_THRESHOLD_RX0_0 |
| 0x4740 0114 | IRQDMATHOLDRX01 | USBSS IRQ_DMA_THRESHOLD_RX0_1 |
| 0x4740 0118 | IRQDMATHOLDRX02 | USBSS IRQ_DMA_THRESHOLD_RX0_2 |
| 0x4740 011C | IRQDMATHOLDRX03 | USBSS IRQ_DMA_THRESHOLD_RX0_3 |
| 0x4740 0120 | IRQDMATHOLDTX10 | USBSS IRQ_DMA_THRESHOLD_TX1_0 |
| 0x4740 0124 | IRQDMATHOLDTX11 | USBSS IRQ_DMA_THRESHOLD_TX1_1 |
| 0x4740 0128 | IRQDMATHOLDTX12 | USBSS IRQ_DMA_THRESHOLD_TX1_2 |
| 0x4740 012C | IRQDMATHOLDTX13 | USBSS IRQ_DMA_THRESHOLD_TX1_3 |
| 0x4740 0130 | IRQDMATHOLDRX10 | USBSS IRQ_DMA_THRESHOLD_RX1_0 |
| 0x4740 0134 | IRQDMATHOLDRX11 | USBSS IRQ_DMA_THRESHOLD_RX1_1 |
| 0x4740 0138 | IRQDMATHOLDRX12 | USBSS IRQ_DMA_THRESHOLD_RX1_2 |
| 0x4740 013C | IRQDMATHOLDRX13 | USBSS IRQ_DMA_THRESHOLD_RX1_3 |
| 0x4740 0140 | IRQDMAENABLE0 | USBSS IRQ_DMA_ENABLE_0 |
| 0x4740 0144 | IRQDMAENABLE1 | USBSS IRQ_DMA_ENABLE_1 |
| 0x4740 0148 - 0x4740 01FC | - | Reserved |
| 0x4740 0200 | IRQFRAMETHOLDTX00 | USBSS IRQ_FRAME_THRESHOLD_TX0_0 |
| 0x4740 0204 | IRQFRAMETHOLDTX01 | USBSS IRQ_FRAME_THRESHOLD_TX0_1 |
| 0x4740 0208 | IRQFRAMETHOLDTX02 | USBSS IRQ_FRAME_THRESHOLD_TX0_2 |
| 0x4740 020C | IRQFRAMETHOLDTX03 | USBSS IRQ_FRAME_THRESHOLD_TX0_3 |
| 0x4740 0210 | IRQFRAMETHOLDRX00 | USBSS IRQ_FRAME_THRESHOLD_RX0_0 |
| 0x4740 0214 | IRQFRAMETHOLDRX01 | USBSS IRQ_FRAME_THRESHOLD_RX0_1 |
| 0x4740 0218 | IRQFRAMETHOLDRX02 | USBSS IRQ_FRAME_THRESHOLD_RX0_2 |
| 0x4740 021C | IRQFRAMETHOLDRX03 | USBSS IRQ_FRAME_THRESHOLD_RX0_3 |
| 0x4740 0220 | IRQFRAMETHOLDTX10 | USBSS IRQ_FRAME_THRESHOLD_TX1_0 |
| 0x4740 0224 | IRQFRAMETHOLDTX11 | USBSS IRQ_FRAME_THRESHOLD_TX1_1 |
| 0x4740 0228 | IRQFRAMETHOLDTX12 | USBSS IRQ_FRAME_THRESHOLD_TX1_2 |
| 0x4740 022C | IRQFRAMETHOLDTX13 | USBSS IRQ_FRAME_THRESHOLD_TX1_3 |
| 0x4740 0230 | IRQFRAMETHOLDRX10 | USBSS IRQ_FRAME_THRESHOLD_RX1_0 |
| 0x4740 0234 | IRQFRAMETHOLDRX11 | USBSS IRQ_FRAME_THRESHOLD_RX1_1 |
| 0x4740 0238 | IRQFRAMETHOLDRX12 | USBSS IRQ_FRAME_THRESHOLD_RX1_2 |
| 0x4740 023C | IRQFRAMETHOLDRX13 | USBSS IRQ_FRAME_THRESHOLD_RX1_3 |
| 0x4740 0240 | IRQFRAMEENABLE0 | USBSS IRQ_FRAME_ENABLE_0 |
| 0x4740 0244 | IRQFRAMEENABLE1 | USBSS IRQ_FRAME_ENABLE_1 |
| 0x4740 0248 - 0x4740 0FFC | - | Reserved |

Table 8-111. USB0 Controller Registers

| HEX ADDRESS | ACRONYM | REGISTER NAME |
|---------------------------|----------|---------------|
| 0x4740 1000 | USB0REV | USB0 REVISION |
| 0x4740 1004 - 0x4740 1010 | - | Reserved |
| 0x4740 1014 | USB0CTRL | USB0 Control |
| 0x4740 1018 | USB0STAT | USB0 Status |
| 0x4740 101C | - | Reserved |



Table 8-111. USB0 Controller Registers (continued)

| HEX ADDRESS | ACRONYM | REGISTER NAME |
|---------------------------|-------------------|------------------------------|
| 0x4740 1020 | USB0IRQMSTAT | USB0 IRQ_MERGED_STATUS |
| 0x4740 1024 | USB0IRQE0I | USB0 IRQ_EOI |
| 0x4740 1028 | USB0IRQSTATRAW0 | USB0 IRQ_STATUS_RAW_0 |
| 0x4740 102C | USB0IRQSTATRAW1 | USB0 IRQ_STATUS_RAW_1 |
| 0x4740 1030 | USB0IRQSTAT0 | USB0 IRQ_STATUS_0 |
| 0x4740 1034 | USB0IRQSTAT1 | USB0 IRQ_STATUS_1 |
| 0x4740 1038 | USB0IRQENABLESET0 | USB0 IRQ_ENABLE_SET_0 |
| 0x4740 103C | USB0IRQENABLESET1 | USB0 IRQ_ENABLE_SET_1 |
| 0x4740 1040 | USB0IRQENABLECLR0 | USB0 IRQ_ENABLE_CLR_0 |
| 0x4740 1044 | USB0IRQENABLECLR1 | USB0 IRQ_ENABLE_CLR_1 |
| 0x4740 1048 - 0x4740 106C | - | Reserved |
| 0x4740 1070 | USB0TXMODE | USB0 Tx Mode |
| 0x4740 1074 | USB0RXMODE | USB0 Rx Mode |
| 0x4740 1078 - 0x4740 107C | - | Reserved |
| 0x4740 1080 | USB0GENRNDISEP1 | USB0 Generic RNDIS Size EP1 |
| 0x4740 1084 | USB0GENRNDISEP2 | USB0 Generic RNDIS Size EP2 |
| 0x4740 1088 | USB0GENRNDISEP3 | USB0 Generic RNDIS Size EP3 |
| 0x4740 108C | USB0GENRNDISEP4 | USB0 Generic RNDIS Size EP4 |
| 0x4740 1090 | USB0GENRNDISEP5 | USB0 Generic RNDIS Size EP5 |
| 0x4740 1094 | USB0GENRNDISEP6 | USB0 Generic RNDIS Size EP6 |
| 0x4740 1098 | USB0GENRNDISEP7 | USB0 Generic RNDIS Size EP7 |
| 0x4740 109C | USB0GENRNDISEP8 | USB0 Generic RNDIS Size EP8 |
| 0x4740 10A0 | USB0GENRNDISEP9 | USB0 Generic RNDIS Size EP9 |
| 0x4740 10A4 | USB0GENRNDISEP10 | USB0 Generic RNDIS Size EP10 |
| 0x4740 10A8 | USB0GENRNDISEP11 | USB0 Generic RNDIS Size EP11 |
| 0x4740 10AC | USB0GENRNDISEP12 | USB0 Generic RNDIS Size EP12 |
| 0x4740 10B0 | USB0GENRNDISEP13 | USB0 Generic RNDIS Size EP13 |
| 0x4740 10B4 | USB0GENRNDISEP14 | USB0 Generic RNDIS Size EP14 |
| 0x4740 10B8 | USB0GENRNDISEP15 | USB0 Generic RNDIS Size EP15 |
| 0x4740 10BC - 0x4740 10CC | - | Reserved |
| 0x4740 10D0 | USB0AUTOREQ | USB0 Auto Req |
| 0x4740 10D4 | USB0SRPFIXTIME | USB0 SRP Fix Time |
| 0x4740 10D8 | USB0TDOWN | USB0 Teardown |
| 0x4740 10DC | - | Reserved |
| 0x4740 10E0 | USB0UTMI | USB0 PHY UTMI |
| 0x4740 10E4 | USB0UTMILB | USB0 MGC UTMI Loopback |
| 0x4740 10E8 | USB0MODE | USB0 Mode |
| 0x4740 10E8 - 0x4740 13FF | - | Reserved |
| 0x4740 1400 - 0x4740 159C | - | USB0 Mentor Core Registers |
| 0x4740 15A0 - 0x4740 17FC | - | Reserved |

Table 8-112. USB1 Controller Registers

| HEX ADDRESS | ACRONYM | REGISTER NAME | | |
|---------------------------|----------|---------------|--|--|
| 0x4740 1800 | USB1REV | USB1 Revision | | |
| 0x4740 1804 - 0x4740 1810 | - | Reserved | | |
| 0x4740 1814 | USB1CTRL | USB1 Control | | |
| 0x4740 1818 | USB1STAT | USB1 Status | | |



Table 8-112. USB1 Controller Registers (continued)

| HEX ADDRESS | ACRONYM | REGISTER NAME |
|---------------------------|-------------------|------------------------------|
| 0x4740 181C | - | Reserved |
| 0x4740 1820 | USB1IRQMSTAT | USB1 IRQ_MERGED_STATUS |
| 0x4740 1824 | USB1IRQEOI | USB1 IRQ_EOI |
| 0x4740 1828 | USB1IRQSTATRAW0 | USB1 IRQ_STATUS_RAW_0 |
| 0x4740 182C | USB1IRQSTATRAW1 | USB1 IRQ_STATUS_RAW_1 |
| 0x4740 1830 | USB1IRQSTAT0 | USB1 IRQ_STATUS_0 |
| 0x4740 1834 | USB1IRQSTAT1 | USB1 IRQ_STATUS_1 |
| 0x4740 1838 | USB1IRQENABLESET0 | USB1 IRQ_ENABLE_SET_0 |
| 0x4740 183C | USB1IRQENABLESET1 | USB1 IRQ_ENABLE_SET_1 |
| 0x4740 1840 | USB1IRQENABLECLR0 | USB1 IRQ_ENABLE_CLR_0 |
| 0x4740 1844 | USB1IRQENABLECLR1 | USB1 IRQ_ENABLE_CLR_1 |
| 0x4740 1848 - 0x4740 186C | - | Reserved |
| 0x4740 1870 | USB1TXMODE | USB1 Tx Mode |
| 0x4740 1874 | USB1RXMODE | USB1 Rx Mode |
| 0x4740 1878 - 0x4740 187C | - | Reserved |
| 0x4740 1880 | USB1GENRNDISEP1 | USB1 Generic RNDIS Size EP1 |
| 0x4740 1884 | USB1GENRNDISEP2 | USB1 Generic RNDIS Size EP2 |
| 0x4740 1888 | USB1GENRNDISEP3 | USB1 Generic RNDIS Size EP3 |
| 0x4740 188C | USB1GENRNDISEP4 | USB1 Generic RNDIS Size EP4 |
| 0x4740 1890 | USB1GENRNDISEP5 | USB1 Generic RNDIS Size EP5 |
| 0x4740 1894 | USB1GENRNDISEP6 | USB1 Generic RNDIS Size EP6 |
| 0x4740 1898 | USB1GENRNDISEP7 | USB1 Generic RNDIS Size EP7 |
| 0x4740 189C | USB1GENRNDISEP8 | USB1 Generic RNDIS Size EP8 |
| 0x4740 18A0 | USB1GENRNDISEP9 | USB1 Generic RNDIS Size EP9 |
| 0x4740 18A4 | USB1GENRNDISEP10 | USB1 Generic RNDIS Size EP10 |
| 0x4740 18A8 | USB1GENRNDISEP11 | USB1 Generic RNDIS Size EP11 |
| 0x4740 18AC | USB1GENRNDISEP12 | USB1 Generic RNDIS Size EP12 |
| 0x4740 18B0 | USB1GENRNDISEP13 | USB1 Generic RNDIS Size EP13 |
| 0x4740 18B4 | USB1GENRNDISEP14 | USB1 Generic RNDIS Size EP14 |
| 0x4740 18B8 | USB1GENRNDISEP15 | USB1 Generic RNDIS Size EP15 |
| 0x4740 18BC - 0x4740 18CC | - | Reserved |
| 0x4740 18D0 | USB1AUTOREQ | USB1 Auto Req |
| 0x4740 18D4 | USB1SRPFIXTIME | USB1 SRP Fix Time |
| 0x4740 18D8 | USB1TDOWN | USB1 Teardown |
| 0x4740 18DC | - | Reserved |
| 0x4740 18E0 | USB1UTMI | USB1 PHY UTMI |
| 0x4740 18E4 | USB1UTMILB | USB1 MGC UTMI Loopback |
| 0x4740 18E8 | USB1MODE | USB1 Mode |
| 0x4740 18E8 - 0x4740 1BFF | - | Reserved |
| 0x4740 1C00 - 0x4740 1D9C | - | USB1 Mentor Core Registers |
| 0x4740 1DA0 - 0x4740 1FFC | - | Reserved |
| - | - | |

Table 8-113. CPPI DMA Controller Registers

| HEX ADDRESS | ACRONYM | REGISTER NAME | | |
|-------------|----------|--|--|--|
| 0x4740 2000 | DMAREVID | Revision | | |
| 0x4740 2004 | TDFDQ | Teardown Free Descriptor Queue Control | | |
| 0x4740 2008 | DMAEMU | Emulation Control | | |



Table 8-113. CPPI DMA Controller Registers (continued)

| HEX ADDRESS | ACRONYM | REGISTER NAME |
|---------------------------|-------------|---|
| 0x4740 2010 | DMAMEM1BA | CPPI Mem1 Base Address |
| 0x4740 2014 | DMAMEM1MASK | CPPI Mem1 Mask Address |
| 0x4740 200C - 0x4740 27FF | - | Reserved |
| 0x4740 2800 | TXGCR0 | Tx Channel 0 Global Configuration |
| 0x4740 2804 | - | Reserved |
| 0x4740 2808 | RXGCR0 | Rx Channel 0 Global Configuration |
| 0x4740 280C | RXHPCRA0 | Rx Channel 0 Host Packet Configuration A |
| 0x4740 2810 | RXHPCRB0 | Rx Channel 0 Host Packet Configuration B |
| 0x4740 2814 - 0x4740 281C | - | Reserved |
| 0x4740 2820 | TXGCR1 | Tx Channel 1 Global Configuration |
| 0x4740 2824 | - | Reserved |
| 0x4740 2828 | RXGCR1 | Rx Channel 1 Global Configuration |
| 0x4740 282C | RXHPCRA1 | Rx Channel 1 Host Packet Configuration A |
| 0x4740 2830 | RXHPCRB1 | Rx Channel 1 Host Packet Configuration B |
| 0x4740 2834 - 0x4740 283C | - | Reserved |
| 0x4740 2840 | TXGCR2 | Tx Channel 2 Global Configuration |
| 0x4740 2844 | - | Reserved |
| 0x4740 2848 | RXGCR2 | Rx Channel 2 Global Configuration |
| 0x4740 284C | RXHPCRA2 | Rx Channel 2 Host Packet Configuration A |
| 0x4740 2850 | RXHPCRB2 | Rx Channel 2 Host Packet Configuration B |
| 0x4740 2854 - 0x4740 285F | - | Reserved |
| 0x4740 2860 | TXGCR3 | Tx Channel 3 Global Configuration |
| 0x4740 2864 | - | Reserved |
| 0x4740 2868 | RXGCR3 | Rx Channel 3 Global Configuration |
| 0x4740 286C | RXHPCRA3 | Rx Channel 3 Host Packet Configuration A |
| 0x4740 2870 | RXHPCRB3 | Rx Channel 3 Host Packet Configuration B |
| 0x4740 2880 - 0x4740 2B9F | - | |
| 0x4740 2BA0 | TXGCR29 | Tx Channel 29 Global Configuration |
| 0x4740 2BA4 | - | Reserved |
| 0x4740 2BA8 | RXGCR29 | Rx Channel 29 Global Configuration |
| 0x4740 2BAC | RXHPCRA29 | Rx Channel 29 Host Packet Configuration A |
| 0x4740 2BB0 | RXHPCRB29 | Rx Channel 29 Host Packet Configuration B |
| 0x4740 2BB4 - 0x4740 2FFF | - | Reserved |

Table 8-114. CPPI DMA Scheduler Registers

| HEX ADDRESS | ACRONYM | REGISTER NAME |
|---------------------------|----------------|-------------------------------------|
| 0x4740 3000 | DMA_SCHED_CTRL | CPPI DMA Scheduler Control Register |
| 0x4740 3804 - 0x4740 38FF | - | Reserved |
| 0x4740 3800 | WORD0 | CPPI DMA Scheduler Table Word 0 |
| 0x4740 3804 | WORD1 | CPPI DMA Scheduler Table Word 1 |
| | | |
| 0x4740 38F8 | WORD62 | CPPI DMA Scheduler Table Word 62 |
| 0x4740 38FC | WORD63 | CPPI DMA Scheduler Table Word 63 |
| 0x4740 38FF - 0x4740 3FFF | - | Reserved |



Table 8-115. CPPI DMA Queue Manager Registers

| HEX ADDRESS | ACRONYM | REGISTER NAME |
|---------------------------|------------|---|
| 0x4740 4000 | QMGRREVID | Queue Manager Revision |
| 0x4740 4004 | - | Reserved |
| 0x4740 4008 | DIVERSION | Queue Manager Queue Diversion |
| 0x4740 4020 | FDBSC0 | Queue Manager Free Descriptor/Buffer Starvation Count 0 |
| 0x4740 4024 | FDBSC1 | Queue Manager Free Descriptor/Buffer Starvation Count 1 |
| 0x4740 4028 | FDBSC2 | Queue Manager Free Descriptor/Buffer Starvation Count 2 |
| 0x4740 402C | FDBSC3 | Queue Manager Free Descriptor/Buffer Starvation Count 3 |
| 0x4740 4030 | FDBSC4 | Queue Manager Free Descriptor/Buffer Starvation Count 4 |
| 0x4740 4034 | FDBSC5 | Queue Manager Free Descriptor/Buffer Starvation Count 5 |
| 0x4740 4038 | FDBSC6 | Queue Manager Free Descriptor/Buffer Starvation Count 6 |
| 0x4740 403C | FDBSC7 | Queue Manager Free Descriptor/Buffer Starvation Count 7 |
| 0x4740 4030 - 0x4740 407C | - | Reserved |
| 0x4740 4080 | LRAM0BASE | Queue Manager Linking RAM Region 0 Base Address |
| 0x4740 4084 | LRAM0SIZE | Queue Manager Linking RAM Region 0 Size |
| 0x4740 4088 | LRAM1BASE | Queue Manager Linking RAM Region 1 Base Address |
| 0x4740 408C | - | Reserved |
| 0x4740 4090 | PEND0 | Queue Manager Queue Pending 0 |
| 0x4740 4094 | PEND1 | Queue Manager Queue Pending 1 |
| 0x4740 4098 | PEND2 | Queue Manager Queue Pending 2 |
| 0x4740 409C | PEND3 | Queue Manager Queue Pending 3 |
| 0x4740 40A0 | PEND4 | Queue Manager Queue Pending 4 |
| 0x4740 40A4 - 0x4740 4FFF | - | Reserved |
| 0x4740 5000 + 16xR | QMEMRBASEr | Memory Region R Base Address (R ranges from 0 to 15) |
| 0x4740 5000 + 16xR + 4 | QMEMRCTRLr | Memory Region R Control (R ranges from 0 to 15) |
| 0x4740 50F8 - 0x4740 5FFF | - | Reserved |
| 0x4740 6000 + 16xN | CTRLAn | Queue N Register A (N ranges from 0 to 155) |
| 0x4740 6004 + 16xN | CTRLBn | Queue N Register B (N ranges from 0 to 155) |
| 0x4740 6008 + 16xN | CTRLCn | Queue N Register C (N ranges from 0 to 155) |
| 0x4740 600C + 16xN | CTRLDn | Queue N Register D (N ranges from 0 to 155) |
| 0x4740 69C0 - 0x4740 6FFF | - | Reserved |
| 0x4740 7000 + 16xN | QSTATAn | Queue N Status A (N ranges from 0 to 155) |
| 0x4740 7004 + 16xN | QSTATBn | Queue N Status B (N ranges from 0 to 155) |
| 0x4740 7008 + 16xN | QSTATCn | Queue N Status C (N ranges from 0 to 155) |
| 0x4740 700C + 16xN | - | Reserved |
| 0x4740 79C0 - 0x4740 7FFF | - | Reserved |



8.21.2 USB2.0 Electrical Data/Timing

Table 8-116. Switching Characteristics Over Recommended Operating Conditions for USB2.0

(see Figure 8-90)

| NO. | | PARAMETER | LOW SPEED 1.5 Mbps | | FULL SPEED 12 Mbps | | HIGH SPEED 480 Mbps | | UNIT |
|-----|---------------------------|---|-----------------------|------|-----------------------|--------|------------------------|------|------|
| | | | MIN | MAX | MIN | MAX | MIN | MAX | |
| 1 | t _{r(D)} | Rise time, USB_DP and USB_DN signals ⁽¹⁾ | 75 | 300 | 4 | 20 | 0.5 | | ns |
| 2 | $t_{f(D)}$ | Fall time, USB_DP and USB_DN signals ⁽¹⁾ | 75 | 300 | 4 | 20 | 0.5 | | ns |
| 3 | t _{rfM} | Rise/Fall time, matching (2) | 80 | 125 | 90 | 111.11 | - | - | % |
| 4 | V _{CRS} | Output signal cross-over voltage ⁽¹⁾ | 1.3 | 2 | 1.3 | 2 | - | - | V |
| 5 | t _{jr(source)NT} | Source (Host) Driver jitter, next transition | | 2 | | 2 | | (3) | ns |
| | t _{jr(FUNC)NT} | Function Driver jitter, next transition | | 25 | | 2 | | (3) | ns |
| 6 | t _{jr(source)PT} | Source (Host) Driver jitter, paired transition (4) | | 1 | | 1 | | (3) | ns |
| | t _{jr(FUNC)PT} | Function Driver jitter, paired transition | | 10 | | 1 | | (3) | ns |
| 7 | t _{w(EOPT)} | Pulse duration, EOP transmitter | 1250 | 1500 | 160 | 175 | - | - | ns |
| 8 | t _{w(EOPR)} | Pulse duration, EOP receiver | 670 | | 82 | | - | | ns |
| 9 | t _(DRATE) | Data Rate | | 1.5 | | 12 | | 480 | Mb/s |
| 10 | Z _{DRV} | Driver Output Resistance | - | _ | 28 | 49.5 | 40.5 | 49.5 | Ω |
| 11 | USB_R1 | USB reference resistor | 43.8 | 44.6 | 43.8 | 44.6 | 43.8 | 44.6 | Ω |

- (1) Low Speed: C_L = 200 pF, Full Speed: C_L = 50 pF, High Speed: C_L = 50 pF (2) $t_{RFM} = (t_r/t_f) \times 100$. [Excluding the first transaction from the Idle state.]
- For more detailed information, see the Universal Serial Bus Specification Revision 2.0, Chapter 7, Electrical.
- (4) $t_{jr} = t_{px(1)} t_{px(0)}$





Figure 8-90. USB2.0 Integrated Transceiver Interface Timing



Place the $44.2-\Omega \pm 1\%$ as close to the device as possible.

Figure 8-91. USB Reference Resistor Routing



9 Device and Documentation Support

9.1 Device Support

9.1.1 Development Support

TI offers an extensive line of development tools, including tools to evaluate the performance of the processors, generate code, develop algorithm implementations, and fully integrate and debug software and hardware modules. The tool's support documentation is electronically available within the Code Composer Studio™ Integrated Development Environment (IDE).

The following products support development of TMS320C6A816x processor applications:

Software Development Tools: Code Composer Studio[™] Integrated Development Environment (IDE): including Editor C/C++/Assembly Code Generation, and Debug plus additional development tools Scalable, Real-Time Foundation Software (DSP/BIOS[™]), which provides the basic run-time target software needed to support any C6000 DSP+ARM Processor application.

Hardware Development Tools: Extended Development System (XDS™) Emulator

For a complete listing of development-support tools for the C6A816x C6000™ DSP+ARM Processor platform, visit the Texas Instruments website at www.ti.com. For information on pricing and availability, contact the nearest TI field sales office or authorized distributor.

9.1.2 Device and Development Support-Tool Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all DSP devices and support tools. Each DSP commercial family member has one of three prefixes: TMX, TMP, or TMS (e.g., TMS320C6A8168CYG). Texas Instruments recommends two of three possible prefix designators for its support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMX/TMDX) through fully qualified production devices/tools (TMS/TMDS).

Device development evolutionary flow:

TMX Experimental device that is not necessarily representative of the final device's electrical specifications and may not use production assembly flow.

TMP Prototype device that is not necessarily the final silicon die and may not necessarily meet final electrical specifications.

TMS Production version of the silicon die that is fully qualified.

Support tool development evolutionary flow:

TMDX Development-support product that has not yet completed Texas Instruments internal qualification testing.

TMDS Fully-qualified development-support product.

TMX and TMP devices and TMDX development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

Production devices and TMDS development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. Tl's standard warranty applies.

Predictions show that prototype devices (TMX or TMP) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.



TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, CYG), the temperature range (for example, blank is the default commercial operating junction temperature range), and the device speed range (for example, blank is the default [1.0-GHz ARM, 800-MHz DSP]). Figure 9-1 provides a legend for reading the complete device name for any TMS320C6A816x device. For a comparison of device features, see Table 2-1.

For device part numbers and further ordering information of TMS320C6A816x devices in the CYG package type, see the TI website (www.ti.com) or contact your TI sales representative.

For additional description of the device nomenclature markings on the die, see the *TMS320C6A816x C6000 DSP+ARM Processors Silicon Errata* (literature number SPRZ328).




Figure 9-1. Device Nomenclature

9.2 Documentation Support

The following documents describe the C6A816x C6000[™] DSP+ARM Processors. Copies of these documents are available on the Internet at www.ti.com. Tip: Enter the literature number in the search box.

SPRUGX9 TMS320C6A816x C6000 DSP+ARM Processors Technical Reference Manual.

9.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

<u>TI E2E Community</u> *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

TI Embedded Processors Wiki Texas Instruments Embedded Processors Wiki. Established to help developers get started with Embedded Processors from Texas Instruments and to foster innovation and growth of general knowledge about the hardware and software surrounding these devices.



10 Mechanical Packaging and Orderable Information

Table 10-1 shows the thermal resistance characteristics for the PBGA-CYG mechanical package.

10.1 Thermal Data for CYG

Table 10-1. Thermal Resistance Characteristics (PBGA Package) [CYG]

| NO. | | °C/W ⁽¹⁾ |
|-----|------------------------------------|---------------------|
| 1 | RO _{JC} Junction-to-case | 0.21 |
| 2 | RΘ _{JB} Junction-to-board | 3.93 |

⁽¹⁾ For proper device operation, a heatsink is required.

A thermal model can be provided for thermal simulation to estimate the system thermal environment. Contact your local TI representative for availability.

10.2 Packaging Information

The following packaging information and addendum reflect the most current data available for the designated device(s). This data is subject to change without notice and without revision of this document.



PACKAGE OPTION ADDENDUM

27-Jan-2012

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ⁽²⁾ | Lead/ Ball Finish | MSL Peak Temp ⁽³⁾ | Samples (Requires Login) |
|--------------------|------------|--------------|--------------------|------|-------------|----------------------------|----------------------|------------------------------|-----------------------------|
| TMS320C6A8167CYG | PREVIEW | FCBGA | CYG | 1031 | | TBD | Call TI | Call TI | |
| TMS320C6A8168ACYG2 | ACTIVE | FCBGA | CYG | 1031 | 1 | Green (RoHS & no Sb/Br) | SNAGCU | Level-4-245C-72HR | |
| TMS320C6A8168BCYG2 | ACTIVE | FCBGA | CYG | 1031 | 1 | Green (RoHS & no Sb/Br) | SNAGCU | Level-4-245C-72HR | |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Addendum-Page 1

CYG (S-PBGA-N1031)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Thermally enhanced package with a lid.
- D. Flip chip application only.
- E. Pb-free die bump and solder ball.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Applications Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications dataconverter.ti.com Computers and Peripherals www.ti.com/computers **Data Converters DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security Power Mgmt www.ti.com/space-avionics-defense power.ti.com Space, Avionics and Defense Microcontrollers Video and Imaging microcontroller.ti.com www.ti.com/video www.ti-rfid.com **OMAP Mobile Processors** www.ti.com/omap Wireless Connectivity www.ti.com/wirelessconnectivity TI E2E Community Home Page e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated