# FreeARM7 介绍文档

Free-arm

# 目录

1.	FreeARM7 微处理器介绍				
	1.1.	简介.		3	
	1.2.	接口	说明	4	
		1.2.1.	系统接口	5	
		1.2.2.	中断源	6	
		1.2.3.	ROM 接口	9	
		1.2.4.	单口 RAM 接口	10	
2.	FreeARM7 整体架构				
	2.1.	各类	指令的实现	13	
		2.1.1.	从 CPSR/SPSR 至寄存器组	13	
		2.1.2.	从寄存器组至 CPSR/SPSR	13	
		2.1.3.	从寄存器组至寄存器组	13	
		2.1.4.	寄存器组和 RAM 之间交换数据	14	
附:	Free	ARM7	源代码(verilog)	16	

# 1. FreeARM7 微处理器介绍

# 1.1. 简介

FreeARM 微处理器是一种兼容 ARM 架构的微处理器。ARM 架构是一个 32 位精简指令集(RISC)处理器架构,其广泛地使用在许多嵌入式系统设计。由于节能的特点,ARM 架构非常适用于行动通讯领域,符合其主要设计目标为低耗电的特性。FreeARM 微处理器作为完全兼容 ARM 架构的微处理器,它以 ARM编译器编译的代码无缝植入为目标,期望达到同 ARM 公司微处理器 IP 核一样的低功耗效果。FreeARM 微处理器作为一个开源硬件项目,为使用者提供免费的技术支援,提供高效、低功耗的 SoC 解决方案。使用者可以任意更改内核,以期达到使用者自定制的目标,所以它能更灵活、高效的服务于 SoC 设计。

FreeARM 微处理器的 ARM7 系列(以下简称 FreeARM7)是该类型微处理器中的第一款。它首发于 www.socvista.com,是由 free-arm 联合其他网友,基于ARMv4 架构而开发的。它用可综合的 verilog 代码描述,接口简单、描述精炼,全部代码不超过 2000 行。它采用三级流水线和哈佛结构,全面兼容各种中断和指令(除 THUMB 和协处理器指令)。经过评估发现,它在 Xilinx FPGA 和 SMIC工艺库上都有上佳的实现结果。为方便使用者正确使用该款处理器的 IP 核,free-arm 编写这份文档,提供给使用者参考。在本节介绍后,附有整个 IP 核的全部代码。

		面积	关键路径	
Xilinx	Spartan-3E 500	5400+(LUT)	26 ns	
SMIC	0.35 um	27140(逻辑门)	40.91 ns	
	0.18um	24432(逻辑门)	24.67 ns	

注: DC 综合均在未加任何约束的情况: FPGA 综合结果类似:

更多更新请参阅: www.socvista.com/bbs。

# 1.2. 接口说明

FreeARM7接口简单,共分为四类:一、系统接口,提供系统控制信号;二、中断源,提供ARM架构需要的五个中断信号;三、ROM接口,同提供指令的ROM之间的接口;四、单口RAM接口,同单口RAM和外设之间数据交互的接口。

类别	名字	方向	位宽	描述
系统	clk	IN	1	时钟输入端口
接口	rst	IN	1	异步复位端口,高电平有效
	cpu_en	IN	1	同步使能端口,高电平有效
中断	cpu_restart	IN	1	ARM 架构 reset 中断源,高有效
源	fiq	IN	1	ARM 架构 FIQ(fast interrupt)中断源,高
				有效
	irq	IN	1	ARM 架构 IRQ(interrupt)中断源,高有效
	rom_abort	IN	1	ARM 架构 Prefetch Abort(instruction fetch
				memory abort)中断源,高有效
	ram_abort	IN	1	ARM 架构 Data Abort(data access memory
				abort)中断源,高有效
ROM	rom_en	OUT	1	ROM 读使能,高有效
接口	rom_addr	OUT	32	ROM 地址总线
	rom_data	IN	32	ROM 读数据
单 口	ram_cen	OUT	1	RAM 使能信号,高有效
RAM	ram_wen	OUT	1	RAM 写使能信号,高电平代表写,低电
接口				平代表读
	ram_addr	OUT	32	RAM 地址总线
	ram_rdata	IN	32	RAM 读数据总线
	ram_wdata	OUT	32	RAM 写数据总线
	ram_flag	OUT	4	RAM 各字节使能信号

## 1.2.1. 系统接口

#### ● clk 信号

clk 信号为整个微处理器提供时钟。FreeARM7 工作在时钟的上升沿。使用者可以通过修改代码中寄存器的描述: always @ (posedge clk or posedge rst),使用自定义的时钟信号。

#### rst 信号

异步复位信号。当 rst 为高电平时,FreeARM7 复位为初始态。它的复位方式为异步。使用者可以通过修改代码中寄存器的描述: always @ (posedge clk or posedge rst)和 rst 的使用: if (rst), 改变为自定义的各种复位信号。

#### ● cpu en 信号

同步使能信号。在时钟的上升沿,并且 cpu\_en 为低电平时,FreeARM7 的 所有寄存器停止工作,但不改变保持的电平。使用者可以通过置位 cpu\_en 来让 FreeARM7 暂停工作。使用者可以使用它达到下列目的:

- 1. 当微处理器需要读 RAM 的某个数据,如果该数据在一个时钟内不能送 达,可以置位 cpu\_en 为低电平,直至该数据准备完毕,方可置位 cpu\_en 为高电平。微处理器不会有任何影响。
- 2. 如果系统处于休眠状况,为了低功耗的目的,使用者可以置位 cpu\_en 为低电平,FreeARM7 停止工作,直至达到某个状态,使用者重新置位 cpu en 为高电平,FreeARM7 继续工作。
- 3. 如果需要读取文字池数据,但存放文字池的 ROM 只有一套接口,这时,可以置位 cpu\_en 为低电平,从 ROM 中读取文字池的内容,送入读数据端口,然后置位 cpu\_en 为高电平。

如果使用者不需要该信号,可以例化为 1'b1,使得 FreeARM7 处于永远工作的状态。

## 1.2.2. 中断源

根据 ARM 官方文档: ARM Architecture Reference Manual (序列号: DDI0100E), ARMv4 有七个中断:

Normal **High vector** Mode **Exception type** address address Reset Supervisor 0x00000000 0xFFFF0000 Undefined instructions Undefined 0x00000004 0xFFFF0004 Software interrupt (SWI) Supervisor 80000000x0 0xFFFF0008 Prefetch Abort (instruction fetch memory abort) Abort 0x0000000C 0xFFFF000C Data Abort (data access memory abort) Abort 0x00000010 0xFFFF0010 IRQ (interrupt) IRQ 0x00000018 0xFFFF0018 FIQ (fast interrupt) FIQ 0x0000001C 0xFFFF001C

Table 2-3 Exception processing modes

其中五个中断: Reset、Prefetch Abort、Data Abort、IRQ、FIQ 是需要外部中断源的。本类别的五个输入端口分别对应这五个中断。

#### ● cpu restart: 对应 Reset 中断

该中断源 reset 相当于一个系统同步复位。如果在时钟上升沿, cpu\_restart 为高电平,则进入 Reset 中断向量。FreeARM7 会执行下列操作:

- 置位 PC(rf) = 0x0000 0000
- 置位模式标志寄存器: cpsr m=5'b10011, 使得系统进入管理模式
- 置位 IRQ 中断寄存器: cpsr\_i = 1'b1, 关闭 IRQ 中断
- 置位 FIQ 中断寄存器: cpsr\_f = 1'b1, 关闭 FIQ 中断

#### ● fiq:对应 FIQ 中断

如果在时钟上升沿,fiq 输入端口出现高电平,并且 FIQ 中断没有关闭,则 进入 FIQ 中断向量。FreeARM7 会执行下列操作:

- 置位 PC(rf) = 0x0000 001c
- 置位模式标志寄存器: cpsr m = 5'b10001, 使得系统进入 FIQ 模式

- 置位 IRQ 中断寄存器: cpsr\_i = 1'b1, 关闭 IRQ 中断
- 置位 FIQ 中断寄存器: cpsr\_f = 1'b1, 关闭 FIQ 中断
- 置位 FIQ 模式下的 LR: re fiq = rf 3'd4, 使得 LR 保存中断时的 PC
- 置位 FIQ 模式下的 SPSR: spsr fiq = cpsr, 使得 SPSR 保存 CPSR

#### ● irq:对应IRQ中断

如果在时钟上升沿,irq 输入端口出现高电平,并且 IRQ 中断没有关闭,则进入 IRQ 中断向量。FreeARM7 会执行下列操作:

- 置位 PC(rf) = 0x0000 0018
- 置位模式标志寄存器: cpsr m=5'b10010, 使得系统进入 IRQ 模式
- 置位 IRQ 中断寄存器: cpsr i=1'b1, 关闭 IRQ 中断
- 置位 IRQ 模式下的 LR: re irq = rf 3'd4, 使得 LR 保存中断时的 PC
- 置位 FIQ 模式下的 SPSR: spsr irq = cpsr, 使得 SPSR 保存 CPSR

#### ● rom\_abort: 对应 Prefetch abort 中断

如果在时钟上升沿,rom\_abort 出现高电平,则系统进入 Prefetch abort 中断。有一种例外: 如果该指令的前一条指令是一条跳转指令,并且满足条件执行,则该中断无效。FreeARM7 会执行下列操作:

- 置位 PC(rf) = 0x0000 000c
- 置位模式标志寄存器: cpsr m = 5'b10111, 使得系统进入 ABT 模式
- 置位 IRQ 中断寄存器: cpsr i = 1'b1, 关闭 IRQ 中断
- 置位 ABT 模式下的 LR: re abt = rf 3'd4, 使得 LR 保存中断时的 PC
- 置位 FIQ 模式下的 SPSR: spsr abt = cpsr, 使得 SPSR 保存 CPSR


#### ● ram abort: 对应 Data abort 中断

如果在读取 RAM 或写 RAM 时,发生了意外,可以置位该端口。如果在时钟上升沿,ram\_abort 为高电平,则进入 Data abort 中断。FreeARM7 会执行下列操作:

- 置位 PC(rf) = 0x0000\_0010
- 置位模式标志寄存器: cpsr\_m = 5'b10111, 使得系统进入 ABT 模式
- 置位 IRQ 中断寄存器: cpsr\_i = 1'b1, 关闭 IRQ 中断
- 置位 ABT 模式下的 LR: re\_abt = rf 3'd4, 使得 LR 保存中断时的 PC
- 置位 FIQ 模式下的 SPSR: spsr\_abt = cpsr, 使得 SPSR 保存 CPSR

如果使用者不需要使用某种接口,连接该端口至1'b0即可。

# 1.2.3. ROM 接口



FreeARM7 认为生成的指令存放于一块单口同步 ROM 内。在时钟的上升沿,如果 rom\_en 为高电平,则在下一个时钟上升沿,rom\_data 等于 rom\_addr 对应的指令。


如果取指令出现异常,可以通过 Prefetch Abort 中断处理,也可以置位 cpu\_en 为低电平,直至能正确取指令后,重新置位 cpu\_en 为高电平。

# 1.2.4. 单口 RAM 接口

本类接口可以实现两类用途:一、驳接单口 RAM,使得 FreeARM7 能够正确的读写数据:二、驳接外设,使得 FreeARM7 能够正确操作外设。

### 1.2.4.1. 驳接单口 RAM

FreeARM7 建议 RAM 的存放以字节(byte)为单位。因此,建议用 4 块数据位宽为 8 的单口 RAM 存放 32bit 中的每一个 byte。为区分每一块单口 RAM,ram flag[3:0]可以用来标示每一块是否激活。



如上图所示,这是存放最低字节的 RAM。

它的 CEN 端连接: ram\_cen & ram\_flag[0] & (ram\_addr[31:M]==xx)。它的含义是: 1, ram\_cen 标示是否读写 RAM; 2, ram\_flag[0]标示是否访问本块字节 RAM; 3, (ram\_addr[31:M]==xx)标示地址高位是否满足条件。如果三者满足,才能对该字节 RAM 进行读写操作。

ram\_wen 作为标示本次对 RAM 的操作是读操作还是写操作,直接连接入每一块字节 RAM 的 WEN。

字节 RAM 的 ADDR 连接 ram addr[N:2]。其中 N 随着分配 RAM 空间的大

小而变。

字节 RAM 的 DIN 端连接写数据。由于本字节 RAM 为最低字节,所以驳接: ram\_wdata[7:0]。另外三块分别对应 ram\_flag[1]、ram\_flag[2]、ram\_flag[3], 所以对应的 DIN 连接的是: ram wdata[15:8]、ram wdata[23:16]、ram wdata[31:24]。

同上, DOUT 的输出连接 ram rdata。

### 1.2.4.2. 驳接外设

外设同 FreeARM7 的连接方式同样是通过单口 RAM 来连接的。使用者在编写嵌入式软件时,应提前为每一个外设分配地址。例如地址: $0xE000\_0001$  是某外设状态。如果 ram\_cen = 1'b1, ram\_wen = 1'b0, ram\_addr = 32'hE000\\_0000, ram\_flag=4'b0010。显然这代表读地址: $0xE000\_0001$ 。那么在下一个时钟时,ram\_rdata[15:8]就应该出现该外设状态,让 FreeARM7 来读入。

可以用一个寄存器 flag 保存 ram\_cen = 1'b1, ram\_wen = 1'b0, ram\_addr = 32'hE000\_0000, ram\_flag=4'b0010, 这一组合的出现。则 ram\_rdata 可以用 verilog 这样表述:

if (flag)


ram\_rdata = 外设状态;

else

ram rdata = DOUT FROM RAM;

如果嵌入式软件需要对外设置位,是通过写某个设定的地址实现的。由于外设和嵌入式软件已经约定地址,所以如果 ram\_cen = 1'b1, ram\_wen=1'b1, ram addr 等于约定的地址,则 ram wdata 可由外设取用,进行置位操作。

# 2. FreeARM7 整体架构



FreeARM7 采用三级流水线:

- 1. 第一级: PC 存放为指令的地址,传递给 ROM,取出该指令,这是第一级。
- 2. 第二级: 指令取出,是为 code。根据 code,从寄存器组里得到 Rm 和 Rs。然后经过 32 位乘法器,得到的 64bit 结果存放于 reg\_ans[63:0], code 也暂存于cmd。这是第二级。
- 3. 第三级: 根据 cmd, 从 reg\_ans[63:0]里得到第二操作数, 从寄存器组里得到 Rn, 两者经过一个 32 位的加法器。得到的结果, 要么送入 CPSR, SPSR 或寄存器组,或者作为读写 RAM 的地址。这是第三级。

可以看出,关键路径的瓶颈在于32位的乘法器。

## 2.1. 各类指令的实现

下面分类讲述各类指令的实现。可以把目标和来源大致分为: CPSR/SPSR、寄存器组、RAM/ROM。CPSR/SPSR 指的两种状态寄存器 CPSR 和各种 SPSR; 寄存器组指的是 R0~R15 共 15 类寄存器; RAM/ROM 指统一编制的 RAM 空间,通过单口 RAM 端口操作。

# 2.1.1. 从 CPSR/SPSR 至寄存器组

它包含一条指令: MRS。它表示把 CPSR/SPSR 写入相应的寄存器。由于它不含 Rm 和 Rs,输入是 CPSR/SPSR,所以 code 这一级不做任何操作。当 cmd等于 MRS 时,把 CPSR/SPSR 送入相应的寄存器。

### 2.1.2. 从寄存器组至 CPSR/SPSR

它包含一条指令: MSR。它表示把某一个寄存器或立即数,送入 CPSR/SPSR。这里,可以赋值 Rm 为该寄存器或立即数; Rs=1'b1,那么 reg\_ans[63:0]存放为该数据。在 cmd 阶段,该数据不需要经过加法器,直接送入 CPSR/SPSR。

## 2.1.3. 从寄存器组至寄存器组

这一类又可分为三种:

#### ● 跳转指令: B、BL、BX

这类指令是把跳转地址或偏移量+PC 送入 PC 内。如果 code 为 B/BL,则 Rm 等于偏移量,Rs=1,reg\_ans 保存为偏移量。如果 cmd 为 B/BL,Rn 等于 PC,加法器的结果送入 PC,则完成跳转功能。如果需要拷贝 PC 到 LR 寄存器,则同时完成。

如果 code 为 BX,则 Rm 为偏移地址,Rs = 1,reg\_ans 保存为偏移地址。如果 cmd 为 BX,则该偏移地址直接送入 PC。

#### 数据处理指令: MOV/ADC 等

这一类指令需要将 Rm 进行移位操作,然后和 Rn 进行运算,结果要么保存入寄存器组,要么置位 CPSR。

FreeARM7 利用乘法器完成移位操作。例如逻辑左移位 2 位,则 Rm 保持不变,Rs 赋值为: 2'b10,则相乘结果的 reg\_ans[31:0]即为逻辑左移位的结果。如果逻辑右移位,只需赋值 Rs 为: ~rot\_num+1 (其中 rot\_num 为移位数目),相乘结果的 reg\_ans[63:32]即为移位结果。

如果 cmd 为数据处理指令,则根据移位方式,选择 reg\_ans 为第二操作数,它和 Rn 进行运算,则得到运算结果。

#### ● 乘法/乘加、长乘法/长乘加指令

这类指令的运算形式为: Rm\*Rs + Rn。Rm 和 Rs、Rn 只要赋值为相应的值,则结果送入相应的寄存器内。

需要注意的是:长乘系列需要两个时钟完成。这是因为写入寄存器的通路只有一个。在前一个时钟内,reg\_ans[31:0]和相应的 Rn 相加,结果送入 Rn 对应的寄存器内,并置位 cpsr\_z;在后一个时钟内,reg\_ans[63:32]和相应的 Rn 相加,结果置位 cpsr\_n 和 cpsr\_z。

# 2.1.4. 寄存器组和 RAM 之间交换数据

#### ● 从 RAM 内读出数据,送入寄存器组

这类指令包括 LDR, LDRB, LDRH, LDRSB, LDRSH。这类指令通常包括地址写回。

如果地址计算时需要移位,通过赋值 Rm, Rs 达到移位的目的。在 cmd 阶段,选择相应的第二操作数,和 Rn 进行加或减。结果要么进行地址回写,要么作为 RAM 端口的 ram addr。

置位读操作后,在下一个时钟,把 ram rdata 送入相应的寄存器。

#### ● 从寄存器内选出数据,写入 RAM

这类指令包括: STR, STRB, STRH。这类指令通常包括地址回写。

它的地址计算方式同上。如果地址得到后,从寄存器组内选出需要写入的数据,送入 ram wdata 端口即可。

#### ● 寄存器组和 RAM 进行数据交换

这类指令只包括 SWP/SWPB。

由于它需要读 RAM 和写 RAM 各一次,则指令在执行 SWP/SWPB 时,流水线需要延缓一个周期。在前一个时钟内,进行读操作;在下一个时钟内,这时,数据并没有真正写入,可以进行写操作。

#### ● 单指令多数据操作

这类指令包括 LDM/STM。它是一条指令,指挥多个寄存器写入 RAM 内,或加载多个数据进入寄存器组。

由于读写 RAM 端口只有一套,所以如果遇见这类指令,流水线需要延缓。 延缓长度根据指令要求的操作次数而定。

cmd[15:0]存放的是需要操作的寄存器的标志。如果该标示为 1,表示需要对该寄存器操作。从低到高开始,每次完成一个寄存器的操作,则置位相应的标志为 0,直到所有的寄存器处理完毕。

# 附: FreeARM7 源代码 (verilog)

以下为 FreeARM7 源码,请复制到一个文本文件使用:

注: 以下为 2009 年 6 月 12 日星期五更新。该版本已经跑通 uclinux。

```
`timescale 1 ns/1 ns
'define DEL 2
module arm6(
            clk,
           cpu_en,
           cpu restart,
            fiq,
            irq,
           ram_abort,
           ram_rdata,
           rom_abort,
           rom_data,
           rst,
           ram_addr,
           ram_cen,
           ram_flag,
           ram_wdata,
           ram_wen,
```

rom\_addr,

rom\_en

);

input clk;

input cpu\_en;

input cpu\_restart;

input fiq;

input irq;

input ram\_abort;

input [31:0] ram\_rdata;

input rom\_abort;

input [31:0] rom\_data;

input rst;

output [31:0] ram\_addr;

output ram\_cen;

output [3:0] ram\_flag;

output [31:0] ram\_wdata;

output ram\_wen;

output [31:0] rom\_addr;

output rom\_en;

```
//register definition area
add_flag;
reg
              all_code;
reg
     [3:0]
             cha_num;
reg
reg
              cha_vld;
     [31:0]
              cmd;
reg
     [31:0]
              emd addr;
reg
              cmd flag;
reg
              code_abort;
reg
              code_flag;
reg
     [31:0]
              code rm;
reg
     [31:0]
              code_rma;
reg
     [4:0]
             code_rot_num;
reg
     [31:0]
              code_rs;
reg
             code rs flag;
reg
     [2:0]
     [31:0]
              code_rsa;
reg
              code_und;
reg
              cond satisfy;
reg
              cpsr_c;
reg
              cpsr_f;
reg
```

cpsr\_i;

reg

```
reg [4:0] cpsr_m;
```

- reg [31:0] r5;
- reg [31:0] r6;
- reg [31:0] r7;
- reg [31:0] r8\_fiq;
- reg [31:0] r8\_usr;
- reg [31:0] r9\_fiq;
- reg [31:0] r9\_usr;
- reg [31:0] ra\_fiq;
- reg [31:0] ra\_usr;
- reg [3:0] ram\_flag;
- reg [31:0] ram\_wdata;
- reg [31:0] rb\_fiq;
- reg [31:0] rb\_usr;
- reg [31:0] rc\_fiq;
- reg [31:0] rc\_usr;
- reg [31:0] rd;
- $reg \qquad [31:0] \qquad rd\_abt;$
- reg [31:0] rd\_fiq;
- reg [31:0] rd\_irq;
- reg [31:0] rd\_svc;
- reg [31:0] rd\_und;
- reg [31:0] rd\_usr;
- reg [31:0] re;
- reg [31:0] re\_abt;

- reg [31:0] re\_fiq;
- reg [31:0] re\_irq;
- reg [31:0] re\_svc;
- $reg \hspace{0.5cm} [31:0] \hspace{0.5cm} re\_und; \\$
- reg [31:0] re\_usr;
- reg [63:0] reg\_ans;
- reg [31:0] rf;
- reg rm\_msb;
- reg [31:0] rn;
- reg [31:0] rn\_register;
- reg [31:0] rna;
- reg [31:0] rnb;
- reg rs\_msb;
- reg [31:0] sec\_operand;
- reg [10:0] spsr;
- reg [10:0] spsr\_abt;
- reg [10:0] spsr\_fiq;
- reg [10:0] spsr\_irq;
- reg [10:0] spsr\_svc;
- reg [10:0] spsr\_und;
- reg [4:0] sum\_m;
- reg [31:0] to\_data;
- reg [3:0] to\_num;

```
//wire definition area
wire
      [31:0]
               and ans;
               bic_ans;
wire
      [31:0]
wire
                bit cy;
wire
                bit ov;
                cha_rf_vld;
wire
wire
                cmd_is_b;
wire
                emd is bx;
                cmd_is_dp0;
wire
wire
                cmd_is_dp1;
                cmd_is_dp2;
wire
                emd is ldm;
wire
                cmd_is_ldr0;
wire
wire
                cmd_is_ldr1;
                cmd is ldrh0;
wire
                cmd_is_ldrh1;
wire
                cmd_is_ldrsb0;
wire
```

cmd is ldrsb1;

wire

wire cmd\_is\_ldrsh0;

wire cmd\_is\_ldrsh1;

wire cmd\_is\_mrs;

wire cmd\_is\_msr0;

wire cmd\_is\_msr1;

wire cmd\_is\_mult;

wire cmd\_is\_multl;

wire cmd\_is\_multlx;

wire cmd\_is\_swi;

wire cmd\_is\_swp;

wire cmd is swpx;

wire cmd\_ok;

wire [4:0] cmd\_sum\_m;

wire [31:0] code;

wire code\_is\_b;

wire code\_is\_bx;

wire code\_is\_dp0;

wire code is dp1;

wire code\_is\_dp2;

wire code\_is\_ldm;

wire code\_is\_ldr0;

wire code\_is\_ldr1;

wire code\_is\_ldrh0;

wire code is ldrh1;

wire code\_is\_ldrsb0;

wire code\_is\_ldrsb1;

wire code\_is\_ldrsh0;

wire code\_is\_ldrsh1;

wire code\_is\_mrs;

wire code\_is\_msr0;

wire code\_is\_msr1;

wire code is mult;

wire code\_is\_multl;

wire code is swi;

wire code is swp;

wire [3:0] code\_rm\_num;

wire code\_rm\_vld;

wire [3:0] code rn num;

wire code\_rn\_vld;

wire [3:0] code\_rnhi\_num;

wire code\_rnhi\_vld;

wire [3:0] code rs num;

wire code\_rs\_vld;

wire [4:0] code\_sum\_m;

wire [10:0] cpsr;

wire [1:0] cy\_high\_bits;

wire [31:0] eor\_ans;

wire fiq\_en;

wire go\_rf\_vld;

wire high\_bit;

wire hold\_en;

wire hold\_en\_rising;

wire int\_all;

wire irq\_en;

wire [31:0] ldm\_data;

wire ldm\_rf\_vld;

wire [63:0] mult\_ans;

wire [31:0] or\_ans;

wire [31:0] r8;

wire [31:0] r9;

wire [31:0] ra;

wire [31:0] ram\_addr;

wire ram\_cen;

wire ram\_wen;

wire [31:0] rb;

wire [31:0] rc;

wire [31:0] rf\_b;

wire [31:0] rom\_addr;

wire rom\_en;

wire [31:0] sum\_middle;

wire [31:0] sum\_rn\_rm;

wire to\_rf\_vld;

```
wire
            to_vld;
wire
            wait_en;
//wire statement area
assign and ans = rn & sec_operand;
assign bic_ans = rn & ~sec_operand;
assign bit_cy = cy_high_bits[1];
assign bit_ov = bit_cy ^ sum_middle[31];
assign cha_rf_vld = cha_vld & ( cha_num==4'hf );
assign cmd_is_b = (\text{cmd}[27:25]==3'b101);
assign cmd_is_bx = (\{cmd[27:23], cmd[20], cmd[7], cmd[4]\} = 8'b00010001);
```

```
(\text{cmd}[27:25]==3'b0) \& \sim \text{cmd}[4]
assign cmd is dp0 =
                                                                          &
((\text{cmd}[24:23]!=2'b10)|\text{cmd}[20]);
assign cmd is dp1 =
                       (\text{cmd}[27:25]==3'b0) \& \sim \text{cmd}[7] \& \text{cmd}[4] \&
((\text{cmd}[24:23]!=2'b10)|\text{cmd}[20]);
assign cmd_is_dp2 = (\text{cmd}[27:25]==3'b001) & ((\text{cmd}[24:23]!=2'b10))
cmd[20]);
assign cmd is ldm = (cmd[27:25] = = 3'b100);
assign cmd_is_ldr0 = (\text{cmd}[27:25] = 3'b010);
assign cmd is ldr1 = (cmd[27:25] = = 3'b011);
assign cmd is ldrh0 = (cmd[27:25]==3'b0) & (cmd[7:4]==4'b1011) &
~cmd[22];
assign cmd is ldrh1 = (cmd[27:25]==3'b0) & (cmd[7:4]==4'b1011) &
cmd[22];
assign cmd is |drsb0| = (cmd[27:25]==3'b0) & (cmd[7:4]==4'b1101) &
~cmd[22];
```

```
assign cmd is |drsb1| = (cmd[27:25]==3'b0) & (cmd[7:4]==4'b1101) &
cmd[22];
assign cmd is ldrsh0 =
                         (cmd[27:25]==3'b0) \& (cmd[7:4]==4'b1111) \&
~cmd[22];
assign cmd is |drsh1| = (cmd[27:25]==3'b0) & (cmd[7:4]==4'b1111) &
cmd[22];
assign
                                cmd is mrs
(\{cmd[27:23],cmd[21:20],cmd[7],cmd[4]\}==9'b000100000);
assign
                                cmd is msr0
(\{cmd[27:23],cmd[21:20],cmd[7],cmd[4]\}==9'b000101000);
assign cmd is msr1 = (cmd[27:25]==3'b001) & (cmd[24:23]==2'b10) &
~cmd[20];
                       (cmd[27:25]==3'b0) \& (cmd[7:4]==4'b1001) \&
assign cmd is mult =
(\text{cmd}[24:23]==2'b00);
assign cmd_is_multl =
                        (cmd[27:25]==3'b0) & (cmd[7:4]==4'b1001) &
(\text{cmd}[24:23]==2'b01);
assign cmd is multlx = (\text{cmd}[27:24] = 4'b1100);
```

```
assign cmd_is_swi = (\text{cmd}[27:25] = = 3'b111);
                       (cmd[27:25]==3'b0) & (cmd[7:4]==4'b1001) &
assign cmd_is_swp =
(\text{cmd}[24:23]==2'b10);
assign cmd_is_swpx = (cmd[27:24]==4'b1101);
assign cmd_ok = ~int_all & cmd_flag & cond_satisfy;
assign
                                 cmd_sum_m
(cmd[0]+cmd[1]+cmd[2]+cmd[3]+cmd[4]+cmd[5]+cmd[6]+cmd[7]+cmd[8]+c
md[9]+cmd[10]+cmd[11]+cmd[12]+cmd[13]+cmd[14]+cmd[15]);
assign code = rom_data;
assign code_is_b = (code[27:25]==3'b101);
assign code_is_bx = (\{code[27:23], code[20], code[7], code[4]\} == 8'b00010001
);
                             (\text{code}[27:25]==3'b0) \& \sim \text{code}[4]
assign code is dp0 =
                                                                       &
( (code[24:23]!=2'b10 ) | code[20] );
assign code is dp1 = (code[27:25]==3'b0) \& \sim code[7] \& code[4] \&
```

```
((code[24:23]!=2'b10)|code[20]);
assign code_is_dp2 = (\text{code}[27:25]==3'b001) & ((\text{code}[24:23]!=2'b10))
code[20]);
assign code is ldm = (code[27:25]==3'b100);
assign code is ldr0 = (code[27:25] = 3'b010);
assign code is ldr1 = (code[27:25] = 3'b011);
assign code is ldrh0 =
                        (code[27:25]==3'b0) \& (code[7:4]==4'b1011) \&
~code[22];
assign code is ldrh1 =
                        (code[27:25]==3'b0) & (code[7:4]==4'b1011) &
code[22];
assign code is ldrsb0 = (code[27:25]==3'b0) & (code[7:4]==4'b1101) &
~code[22];
                         (code[27:25]==3'b0) & (code[7:4]==4'b1101) &
assign code is ldrsb1 =
code[22];
                         (code[27:25]==3'b0) & (code[7:4]==4'b1111) &
assign code is ldrsh0 =
~code[22];
```

```
assign code_is_ldrsh1 = (code[27:25]==3'b0) & (code[7:4]==4'b1111) &
code[22];
assign
                                code is mrs
(\{code[27:23], code[21:20], code[7], code[4]\} = = 9'b000100000);
assign
                                code_is_msr0
(\{code[27:23], code[21:20], code[7], code[4]\} = = 9'b000101000);
assign code is msr1 = (code[27:25]==3'b001) & (code[24:23]==2'b10) &
~code[20];
assign code is mult =
                       (code[27:25]==3'b0) & (code[7:4]==4'b1001) &
(code[24:23]==2'b00);
                        (code[27:25]==3'b0) \& (code[7:4]==4'b1001) \&
assign code is mult1 =
(code[24:23]==2'b01);
assign code is swi= (code[27:25]==3'b111);
                       (code[27:25]==3'b0) & (code[7:4]==4'b1001) &
assign code_is_swp =
(code[24:23]==2'b10);
assign code_rm_num = code[3:0];
```

```
assign
              code rm vld
                                                       code flag
                                                                         &
(code is msr0|code is dp0|code is bx|code is dp1|code is mult|code is mult
l|code is swp|code is ldrh0|code is ldrsh0|code is ldrsh0|code is ldr1);
assign code rn num = code[19:16];
assign
              code_rn_vld
                                                       code flag
                                                                         &
(code is dp0|code is dp1|code is multl|code is swp|code is ldrh0|code is ld
rh1|code is ldrsb0|code is ldrsb1|code is ldrsh0|code is ldrsh1|code is dp2|c
ode is ldr0|code is ldr1|code is ldm);
assign code rnhi num = code[15:12];
assign
              code rnhi vld
                                                       code flag
                                                                         &
( code is mult|code is mult|((code is ldrh0|code is ldrh1|code is ldr0|code i
s ldr1)& \sim code[20]);
assign code rs num = code[11:8];
assign code rs vld = code flag & (code is dp1|code is mult|code is mult|);
assign
                                 code sum m
(code[0]+code[1]+code[2]+code[3]+code[4]+code[5]+code[6]+code[7]+code[8]
+code[9]+code[10]+code[11]+code[12]+code[13]+code[14]+code[15]);
```

```
assign cpsr = { cpsr_n,cpsr_z,cpsr_c,cpsr_v,cpsr_i,cpsr_f,cpsr_m};
                           add flag ? ( rn[31] + sec operand[31] +
assign cy high bits =
sum middle[31]): (rn[31] - sec operand[31] - sum middle[31]);
assign eor ans = rn ^s sec operand;
assign fiq_en = fiq_flag & cmd_flag & ~cpsr_f;
assign go rf vld = go vld & (go num==4'hf);
assign high_bit = cy_high_bits[0];
assign hold en = cmd ok & (cmd is swp | cmd is multl | (cmd is ldm &
(cmd sum m !=5'b0));
assign hold_en_rising = hold_en & ~hold_en_dly;
assign
       int all
                        cpu restart|ram abort|fiq en|irq en|( cmd flag
                                                                       &
(code abort|code und|(cond satisfy & cmd is swi)));
assign irq_en = irq_flag & cmd_flag & ~cpsr_i;
```

```
assign ldm_data = go_data;
assign ldm_rf_vld = (ldm_vld & ( ldm_num==4'hf ))|((cmd_ok & cmd_is_ldm
& cmd[20])&(ldm sel==4'hf));
assign mult ans = code rm * code rs;
assign or ans = rn | sec operand;
assign r8 = (cpsr_m = 5'b10001) ? r8_fiq : r8_usr;
assign r9 = (cpsr m=-5'b10001) ? r9 fiq : r9 usr;
assign ra = (cpsr_m=5'b10001)? ra_fiq: ra_usr;
assign ram addr = \{\text{cmd addr}[31:2],2'b0\};
                                                    &
                                                                        &
assign
           ram cen
                                                           cmd ok
                                       cpu en
(cmd is ldrh0|cmd is ldrh1|cmd is ldrsb0|cmd is ldrsb1|cmd is ldrsh0|cmd i
s_ldrsh1|cmd_is_ldr0|cmd_is_ldr1|cmd_is_swp|cmd_is_swpx|(cmd_is_ldm
&(cmd sum m!=5'b0)));
assign ram_wen = cmd_is_swp ? 1'b0 : ~cmd[20];
assign rb = (cpsr m==5'b10001)? rb fiq: rb usr;
```

```
assign rc = (cpsr_m==5'b10001) ? rc_fiq : rc_usr;
assign rf b = rf - 3'd4;
assign rom addr = rf;
                  cpu en & ( ~(int all | to rf vld | cha rf vld | go rf vld |
assign rom en =
wait en | hold en ) );
assign sum middle = add flag ? (rn[30:0] + sec operand[30:0] + extra num):
(rn[30:0] - sec operand[30:0] - extra num);
assign sum rn rm = {high bit,sum middle[30:0]};
                              cmd ok & ( (
                                                      (cmd[15:12]==4'hf)
assign
         to rf vld =
(\text{cmd is dp0}|\text{cmd is dp1}|\text{cmd is dp2}) & (\text{cmd}[24:23]!=2'b10))
( cmd is b | cmd is bx ) );
assign
                to vld
                                                          cmd ok
                                                                             &
( cmd is mrs|((cmd is dp0|cmd is dp1|cmd is dp2)&(cmd[24:23]!=2'b10))|c
md is mult|emd is mult|remd is mult|x|((emd is ldrh0|emd is ldrh1|emd is
ldrsb0|emd\_is\_ldrsb1|emd\_is\_ldrsh0|emd\_is\_ldrsh1|emd\_is\_ldr0|emd\_is\_ldr1) \& \\
(\text{cmd}[21]| \sim \text{cmd}[24]))|(\text{cmd is ldm \&(cmd sum m} == 5'b0) \&\text{cmd}[21]));
```

```
assign
                                    wait en
                                                                                                                           (code rm vld
                                                                                                                                                                                    &cha vld
                                                                                                                                       &
&(cha num==code rm num))|(code rm vld
                                                                                                                                                                  to vld
                                                                                                                                                                                                        &
(to num==code rm num))|(code rm vld
                                                                                                                                                &
                                                                                                                                                                                           go vld
&(go num==code rm num))
                                                                                                                                                    &
                                                                                                     (code rs vld
                                                                                                                                                                       cha vld
                                                                                                                                                                                                        &
(cha_num==code_rs_num))|(code_rs_vld
                                                                                                                                 &
                                                                                                                                                              to vld
                                                                                                                                                                                                        &
(to num==code rs num))|(code rs vld & go vld & (go num==code rs num))|
(code rn vld&cha vld&(code rn num=cha num))
(code rnhi vld&cha vld&(code rnhi num==cha num)) | (code rm vld
                                                                                                                                                                                                        &
(ldm vld & ~hold en) & (ldm num==code rm num) ) | (code rs vld &
(ldm vld & ~hold en) & (ldm num==code rs num));
//register statement area
always @ (*)
if ( cmd_is_mult|cmd_is_b|cmd_is_bx )
            add flag = 1'b1;
else if ( cmd_is multl|cmd is multlx )
            add flag = cmd[22]? \sim( rm msb^rs msb ): 1'b1;
else if (cmd is dp0|cmd is dp1|cmd is dp2)
            add flag
(cmd[24:21]==4'b0100)|(cmd[24:21]==4'b0101)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]==4'b1011)|(cmd[24:21]=4'b1011)|(cmd[24:21]=4'b1011)|(cmd[24:21]=4'b1011)|(cmd[24:21]=4'b1011)|(cmd[24:21]=4'b1011)|(cmd[24:21]=4'b1011)|(cmd[24:21]=4'b1011)|(cmd[24:21]=4'b10111)|(cmd[24:21]=4'b10111|(cmd[24:21]=4'b10111|(cmd[24:21]=4'b10111|(cmd[24:21]=4'b10111|(cmd[24:21]=4'b10111|(cmd[24:21]=4'b10111|(cmd[24:21]
4:21]==4'b1101);
else
            add flag = cmd[23];
```

```
always @(*)
if (code[27:25]==3'b0)
    if ( ~code[4] )
        if ( (code[24:23]==2'b10) \& \sim code[20])
              if (~code[21])
                   all code = (code[19:16]==4'hf) & (code[11:0] == 12'b0);
              else
                   all code = (\text{code}[18:17] == 2'b0) & (\text{code}[15:12] == 4'hf)
& (code[11:4]==8'h0);
         else
              all code = (code[24:23]!=2'b10) | code[20];
    else if (\sim code[7])
         if (code[24:20]==5b10010)
              all_code = (code[19:4]==16'hfff1);
         else
              all code = (code[24:23]!=2'b10) | code[20];
    else if ( code[6:5]==2'b0 )
          if (code[24:22]==3'b0)
              all code = 1'b1;
         else if (code[24:23]==2'b01)
              all code = 1'b1;
         else if (code[24:23]==2'b10)
              all\_code = (code[21:20] == 2'b0) & (code[11:8] == 4'b0);
         else
```

```
all_code = 1'b0;
    else if (code[6:5]==2'b01)
         if (~code[22])
              all\_code = (code[11:8] = = 4'b0);
         else
              all code = 1'b1;
   else //if ( ( code[6:5]==2'b10 )|(code[6:5]==2'b11) )
        if (code[20])
            if (~code[22])
                all code = (code[11:8]==4'b0);
            else
                all code = 1'b1;
       else
            all code = 1'b0;
else if (code[27:25]==3'b001)
    if ( (code[24:23]==2'b10) & \sim code[20] )
         all code = code[21] & (code[18:17]==2'b0) & (code[15:12]==4'hf
);
    else
        all\_code = (code[24:23]!=2'b10) | code[20];
else if ( code[27:25] == 3'b010 )
    all code = 1'b1;
else if (code[27:25]==3'b011)
    all code = \sim code[4];
```

```
else if ( code[27:25] == 3'b100 )
    all_code = 1'b1;
else if (code[27:25]==3'b101)
    all code = 1'b1;
else if ( code[27:25]==3'b111 )
    all_code = code[24];
else
    all code = 1'b0;
always @ (*)
cha_num = cmd[15:12];
always @ (*)
if (cmd ok)
    cha_vld
(( cmd is ldrh0|cmd is ldrh1|cmd is ldrsb0|cmd is ldrsb1|cmd is ldrsh0|cmd
_is_ldrsh1|cmd_is_ldr0|cmd_is_ldr1 ) & cmd[20])|cmd_is_swp;
else
    cha vld = 0;
always @ (posedge clk or posedge rst)
if (rst)
    cmd <= #`DEL 32'd0;
else if (cpu en)
```

```
if (~hold_en)
    cmd <= #`DEL code;
else if ( cmd_is_swp ) begin
    cmd[27:25] <= #`DEL 3'b110;
    cmd[15:12] \le \#DEL \ cmd[3:0];
    end
else if ( cmd_is_multl )
    cmd[27:25] <= #`DEL 3'b110;
 else if ( cmd_is_ldm ) begin
    cmd[0] <= #`DEL 1'b0;
    cmd[1] \le \#DEL \ cmd[0] ? \ cmd[1] : 1'b0;
    cmd[2] \le \#DEL((cmd[1:0])) ? cmd[2] : 1'b0;
    cmd[3] \le \#DEL((cmd[2:0])) ? cmd[3] : 1'b0;
    cmd[4] \le \#DEL((cmd[3:0])) ? cmd[4] : 1'b0;
    cmd[5] \le \#DEL(|(cmd[4:0])) ? cmd[5] : 1'b0;
    cmd[6] \le \#DEL((cmd[5:0])) ? cmd[6] : 1'b0;
    cmd[7] \le \#DEL(|(cmd[6:0])) ? cmd[7] : 1'b0;
    cmd[8] \le \#DEL((cmd[7:0])) ? cmd[8] : 1'b0;
    cmd[9] \le \#DEL((cmd[8:0])) ? cmd[9] : 1'b0;
    cmd[10] \le \#DEL((cmd[9:0])) ? cmd[10] : 1'b0;
    cmd[11] \le \#DEL((cmd[10:0])) ? cmd[11] : 1'b0;
    cmd[12] \le \#DEL((cmd[11:0])) ? cmd[12] : 1'b0;
    cmd[13] \le \#DEL((cmd[12:0])) ? cmd[13] : 1'b0;
    cmd[14] \le \#DEL((cmd[13:0])) ? cmd[14] : 1'b0;
```

```
cmd[15] <= #`DEL (|(cmd[14:0])) ? cmd[15] : 1'b0;
         end
   else;
else;
always @ (*)
if ( cmd_is_ldm )
    cmd_addr = sum_rn_rm;
else if ( cmd_is_swp|cmd_is_swpx )
    cmd addr = rn;
else if ( cmd[24] )
    cmd_addr = sum_rn_rm;
else
    cmd addr = rn;
always @ (posedge clk or posedge rst)
if (rst)
    cmd flag <= #`DEL 1'd0;
else if ( cpu_en )
    if (int all)
        cmd flag <= #`DEL 0;
   else if (~hold_en)
        if ( wait_en | to_rf_vld | cha_rf_vld | go_rf_vld )
            cmd flag <= #`DEL 0;
```

```
else
             cmd_flag <= #`DEL code_flag;</pre>
   else;
else;
always @ (posedge clk or posedge rst)
if (rst)
     code_abort <= #`DEL 1'd0;
else if ( cpu_en )
     if (~hold en)
        code abort <= #`DEL rom abort;</pre>
   else;
else;
always @ (posedge clk or posedge rst)
if (rst)
     code flag <= #`DEL 1'd0;
else if (cpu en)
     if (int_all | to_rf_vld | cha_rf_vld | go_rf_vld | ldm_rf_vld )
        code flag <= #`DEL 0;
   else
        code_flag <= #`DEL 1;</pre>
else;
```

```
always @ ( * )
if ( code_is_ldrh1|code_is_ldrsh1 )
       code_rm = \{code[11:8], code[3:0]\};
else if (code is b)
    code_rm = \{\{6\{code[23]\}\}, code[23:0], 2'b0\};
else if (code is ldm)
    case( code[24:23] )
    2'd0 : code rm = {(code sum m - 1'b1), 2'b0};
    2'd1 : code rm = 0;
   2'd2 : code rm = \{code sum m, 2'b0\};
   2'd3 : code rm = 3'b100;
   endcase
else if (code is ldr0)
    code rm = code[11:0];
else if (code is msr1|code is dp2)
    code rm = code[7:0];
else if (code is multl & code[22] & code rma[31])
    code rm = \simcode rma + 1'b1;
       if
                                                   code rma[31]
else
                       (code[6:5]==2'b10)
                                             &
                                                                         &
(code_is_dp0|code_is_dp1|code_is_ldr1) )
    code rm = \sim code rma;
else
    code_rm = code_rma;
```

```
always @ (*)
case (code[3:0])
4'h0 : code_rma =
4h1 : code_rma = r1;
4'h2 : code_rma =
4h3 : code_rma = r3;
4'h4 : code_rma =
4'h5 : code rma =
4'h6 : code_rma =
4'h7 : code rma = r7;
4'h8 : code rma =
4h9 : code_rma = r9;
4'ha : code_rma =
4'hb: code rma = rb;
4'hc : code_rma =
4'hd : code_rma =
4'he: code_rma = re;
4'hf: code_rma = (rf+3'b100);
 endcase
always @ ( * )
if (code_is_dp0|code_is_ldr1)
    code\_rot\_num = (code[6:5] == 2'b00)? code[11:7] : (\sim code[11:7] + 1'b1)
);
```

```
else if (code_is_dp1)
    code_rot_num =
                           ( code[6:5] == 2'b00 ) ? code_rsa[4:0] :
(\sim code rsa[4:0]+1'b1);
else if ( code_is_msr1|code_is_dp2 )
    code rot num = \{(\sim code[11:8]+1'b1),1'b0\};
else
    code rot num = 5'b0;
always @ (*)
if ( code_is_multl )
    if (code[22] & code_rsa[31])
        code rs = \simcode rsa + 1'b1;
   else
        code_rs = code_rsa;
else if ( code_is_mult )
    code rs = code rsa;
else begin
    code rs = 32'b0;
   code rs[code rot num] = 1'b1;
    end
always @ (posedge clk or posedge rst)
if (rst)
    code rs flag <= #'DEL 3'd0;
```

```
else if ( cpu_en )
    if (~hold_en)
        if ( code_is_dp1 )
                                         code_rs_flag
                                                                        #`DEL
\{(code\_rsa[7:0]>6'd32),(code\_rsa[7:0]==6'd32),(code\_rsa[7:0]==8'd0)\};
        else
            code_rs_flag <= #`DEL 0;</pre>
   else;
else;
always @(*)
case (code[11:8])
4'h0 : code_rsa = r0;
4'h1 : code_rsa = r1;
4h2 : code_rsa = r2;
4'h3: code rsa = r3;
4'h4 : code_rsa = r4;
4h5 : code_rsa = r5;
4'h6 : code rsa =
                  r6;
4h7 : code_rsa = r7;
4'h8 : code_rsa =
                  r8;
4'h9 : code_rsa = r9;
4'ha : code_rsa = ra;
4'hb : code_rsa = rb;
```

```
4'hc : code_rsa = rc;
4'hd : code_rsa = rd;
4'he: code_rsa = re;
4'hf : code rsa = (rf+3'b100);
endcase
always @ (posedge clk or posedge rst)
if (rst)
     code_und <= #`DEL 1'd0;</pre>
else if (cpu en)
    if (~hold en)
        code_und <= #`DEL ~all_code;</pre>
   else;
else;
always @ (*)
case ( cmd[31:28] )
4'h0 : cond satisfy = (cpsr z==1'b1);
4'h1 : cond satisfy = (cpsr z==1'b0);
4^{\circ}h2 : cond satisfy = (cpsr c==1^{\circ}b1);
4'h3 : cond satisfy = (cpsr c==1'b0);
4'h4 : cond\_satisfy = (cpsr\_n == 1'b1);
4'h5 : cond\_satisfy = (cpsr\_n == 1'b0);
4'h6 : cond satisfy = (cpsr v==1'b1);
```

```
4'h7 : cond\_satisfy = (cpsr\_v==1'b0);
4'h8 : cond\_satisfy = (cpsr\_c==1'b1)&(cpsr\_z==1'b0);
4'h9 : cond\_satisfy = (cpsr\_c==1'b0)|(cpsr\_z==1'b1);
4'ha : cond satisfy = (cpsr n = cpsr v);
4'hb: cond_satisfy = (cpsr_n!=cpsr_v);
4'hc: cond satisfy = (cpsr z=1'b0)&(cpsr n=cpsr v);
4'hd: cond_satisfy = (cpsr_z==1'b1)|(cpsr_n!=cpsr_v);
4'he: cond satisfy = 1'b1;
4'hf : cond satisfy = 1'b0;
endcase
always @ (posedge clk or posedge rst)
if (rst)
    cpsr c \le \#DEL 1'd0;
else if (cpu en)
    if (cmd ok)
         if (cmd is msr0|cmd is msr1)
            if (~cmd[22] & cmd[19])
                   cpsr c \le \#DEL sec operand[29];
           else;
         else if (cmd is dp0|cmd is dp1|cmd is dp2)
              if (cmd[20])
                  if (\text{cmd}[15:12]==4\text{hf})
                       cpsr c \le \#DEL spsr[8];
```

else if (cmd[24:21]==4'b1011)|(cmd[24:21]==4'b0100)|(cmd[24:21]==4'b0101)|(cmd[24:21]==4'b0101)|(cmd[24:21]==4'b0101)|(cmd[24:21]==4'b0101)|(cmd[24:21]==4'b0101)|(cmd[24:21]==4'b0101)|(cmd[24:21]==4'b0101)|(cmd[24:21]==4'b0101)|(cmd[24:21]==4'b0101)|(cmd[24:21]==4'b0101)|(cmd[24:21]==4'b0101)|(cmd[24:21]==4'b0101)|(cmd[24:21]==4'b0101)|(cmd[24:21]==4'b0101)|(cmd[24:21]==4'b0101)|(cmd[24:21]==4'b0101)|(cmd[24:21]==4'b0101)|(cmd[24:21]==4'b0101)|(cmd[24:21]==4'b0101)|(cmd[24:21]==4'b0101)|(cmd[24:21]==4'b0101)|(cmd[24:21]==4'b0101)|(cmd[24:21]==4'b0101)|(cmd[24:21]==4'b0101)|(cmd[24:21]==4'b0101)|(cmd[24:21]==4'b0101)|(cmd[24:21]==4'b0101)|(cmd[24:21]==4'b0101)|(cmd[24:21]==4'b0101)|(cmd[24:21]==4'b0101)|(cmd[24:21]==4'b0101)|(cmd[24:21]==4'b0101)|(cmd[24:21]==4'b0101)|(cmd[24:21]==4'b0101)|(cmd[24:21]==4'b0101)|(cmd[24:21]==4'b0101)|(cmd[24:21]==4'b0101)|(cmd[24:21]==4'b0101)|(cmd[24:21]==4'b0101)|(cmd[24:21]==4'b0101)|(cmd[24:21]==4'b0101)|(cmd[24:21]==4'b0101)|(cmd[24:21]==4'b0101)|(cmd[24:21]==4'b0101)|(cmd[24:21]==4'b0101)|(cmd[24:21]==4'b0101)|(cmd[24:21]==4'b0101)|(cmd[24:21]==4'b0101)|(cmd[24:21]==4'b0101)|(cmd[24:21]==4'b0101)|(cmd[24:21]==4'b01010|(cmd[24:21]==4'b01010|(cmd[24:21]==4'b01010|(cmd[24:21]==4'b01010|(cmd[24:21]==4'b01010|(cmd[24:21]==4'b01010|(cmd[24:21]==4'b01010|(cmd[24:21]==4'b01010|(cmd[24:21]==4'b01010|(cmd[24:21]==4'b01010|(cmd[24:21]==4'b01010|(cmd[24:21]==4'b01010|(cmd[24:21]==4'b01010|(cmd[24:21]==4'b01010|(cmd[24:21]==4'b01010|(cmd[24:21]==4'b01010|(cmd[24:21]==4'b01010|(cmd[24:21]==4'b01010|(cmd[24:21]==4'b01010|(cmd[24:21]==4'b01010|(cmd[24:21]==4'b01010|(cmd[24:21]==4'b01010|(cmd[24:21]==4'b01010|(cmd[24:21]==4'b01010|(cmd[24:21]==4'b01010|(cmd[24:21]==4'b01010|(cmd[24:21]==4'b01010|(cmd[24:21]==4'b01010|(cmd[24:21]==4'b01010|(cmd[24:21]==4'b24:21]==4'b0011)|(cmd[24:21]==4'b0111)) cpsr c <= #`DEL bit cy; else if (cmd[24:21]==4'b1010)|(cmd[24:21]==4'b0010)|(cmd[24:21]==4'b0110))cpsr  $c \le \#DEL \sim bit cy$ ; else if (cmd is dp1 & ~code rs flag[0]) case ( cmd[6:5] ) 2'b00 : cpsr c <= #`DEL code rs flag[2]? 1'b0 : ( code\_rs\_flag[1]? reg\_ans[0] : reg\_ans[32] ); 2'b01 : cpsr c <= #`DEL code rs flag[2]? 1'b0: ( code\_rs\_flag[1]? reg\_ans[31] : reg\_ans[31] ); 2'b10 : cpsr c <= #`DEL code rs flag[2]? rm msb: (code rs flag[1]? rm msb: (rm msb?  $\sim$ reg ans[31]: reg ans[31])); 2'b11 : cpsr c <= #`DEL code rs flag[1]? cpsr c : reg ans[31]; endcase else if (cmd is dp2) cpsr c <= #`DEL reg ans[31]; else if (cmd is dp0) case ( cmd[6:5] )  $2'b00 : cpsr c \le \#DEL \quad (cmd[11:7]==5'b0) ? cpsr c :$ reg ans[32];

2'b01 : cpsr c <= #'DEL reg ans[31];

```
2'b10 : cpsr_c \le \#DEL \quad (rm_msb ? \sim reg_ans[31]:
reg ans[31]);
                    2'b11 : cpsr_c \le \#DEL \quad (cmd[11:7]==5'b0) ?
reg_ans[0]:reg_ans[31];
                    endcase
                else;
            else;
       else if ( cmd_is_ldm & ( cmd_sum_m==5'b0 ) & ldm_change )
             cpsr_c <= #`DEL spsr[8];
       else;
   else;
else;
always @ (posedge clk or posedge rst)
if (rst)
    cpsr f \le \#DEL 1'd0;
else if (cpu en)
    if ( cpu_restart | fiq_en )
         cpsr f \le \#DEL 1;
    else if ( cmd ok & ( cpsr m!= 5'b10000 ))
         if ( cmd_is_msr0|cmd_is_msr1 )
              if (~cmd[22] & cmd[16] )
                   cpsr_f <= #`DEL sec_operand[6];</pre>
              else;
```

```
else if ( cmd_is_dp0|cmd_is_dp1|cmd_is_dp2 )
              if (cmd[20])
                   if
                        (\text{cmd}[15:12]==4\text{'hf})
                        cpsr_f <= #`DEL spsr[5];
                   else;
              else;
       else if ( cmd_is_ldm & ( cmd_sum_m==5'b0 ) & ldm_change )
              cpsr f \le \#DEL \text{ spsr}[5];
         else;
    else;
else;
always @ (posedge clk or posedge rst)
if (rst)
    cpsr_i <= #`DEL 1'd0;
else if (cpu en)
    if (int all)
         cpsr i \le \#DEL 1;
    else if ( cmd ok & ( cpsr m != 5'b10000 ) )
         if (cmd is msr0|cmd is msr1)
              if (~cmd[22] & cmd[16] )
                   cpsr_i <= #`DEL sec_operand[7];
              else;
         else if (cmd is dp0|cmd is dp1|cmd is dp2)
```

```
if (cmd[20])
                   if
                        (\text{cmd}[15:12]==4\text{'hf})
                        cpsr_i <= #`DEL spsr[6];
                   else;
              else;
       else if ( cmd_is_ldm & ( cmd_sum_m==5'b0 ) & ldm_change )
             cpsr_i <= #`DEL spsr[6];
         else;
    else;
else;
always @ (posedge clk or posedge rst)
if (rst)
    cpsr_m <= #`DEL 5'b10011;
else if (cpu_en)
    if (cpu restart)
         cpsr m <= #`DEL 5'b10011;
    else if (fiq en)
         cpsr_m <= #`DEL 5'b10001;
    else if ( ram_abort )
         cpsr m \le \#DEL 5b10111;
    else if ( irq_en )
         cpsr m \le \#DEL 5b10010;
    else if ( cmd flag & code abort )
```

```
cpsr m \le \#DEL 5b10111;
    else if ( cmd_flag & code_und )
         cpsr_m <= #`DEL 5'b11011;
    else if (cmd flag & cond satisfy & cmd is swi)
         cpsr_m <= #`DEL 5'b10011;
    else if ( cmd ok & ( cpsr m!= 5'b10000 ))
         if (cmd is msr0|cmd is msr1)
              if (~cmd[22] & cmd[16] )
                   cpsr_m <= #`DEL sec_operand[4:0];
              else;
         else if (cmd is dp0|cmd is dp1|cmd is dp2)
              if (cmd[20])
                  if
                        (\text{cmd}[15:12]==4\text{'hf})
                       cpsr m \le \#DEL \quad spsr[4:0];
                   else;
              else;
       else if (cmd is ldm & (cmd sum m==5'b0) & ldm change)
             cpsr m \le \#DEL \quad spsr[4:0];
         else;
    else;
else;
always @ (posedge clk or posedge rst)
if (rst)
```

```
cpsr_n <= #`DEL 1'd0;
else if (cpu_en)
    if (cmd_ok)
        if ( cmd_is_msr0|cmd_is_msr1 )
            if (~cmd[22] & cmd[19])
                   cpsr n \le \#DEL sec operand[31];
            else;
       else if (cmd is dp0|cmd is dp1|cmd is dp2)
            if (cmd[20])
                if (\text{cmd}[15:12]==4\text{'hf})
                     cpsr n \le \#DEL \quad spsr[10];
                else
                    cpsr_n <= #`DEL dp_ans[31];
            else;
       else if ( cmd_is_mult|cmd_is_multlx )
            if (cmd[20])
                cpsr n \le \#DEL sum rn rm[31];
           else;
       else if (cmd is ldm & (cmd sum m==5'b0) & ldm change)
             cpsr n \le \#DEL \quad spsr[10];
       else;
   else;
else;
```

```
always @ (posedge clk or posedge rst)
 if (rst)
                                      cpsr v <= #`DEL 1'd0;
 else if (cpu en)
                                      if (cmd_ok)
                                                                             if (cmd is msr0|cmd is msr1)
                                                                                                     if (~cmd[22] & cmd[19])
                                                                                                                                                         cpsr v \le \#DEL sec operand[28];
                                                                                                else;
                                                                             else if (cmd is dp0|cmd is dp1|cmd is dp2)
                                                                                                                    if (cmd[20])
                                                                                                                                                         if (\text{cmd}[15:12]==4\text{hf})
                                                                                                                                                                                                cpsr v \le \#DEL \quad spsr[7];
                                                                                                                                                           else
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     if
 (\text{cmd}[24:21]==4'd2)|(\text{cmd}[24:21]==4'd3)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]==4'd4)|(\text{cmd}[24:21]=4'd4)|(\text{cmd}[24:21]=4'd4)|(\text{cmd}[24:21]=4'd4)|(\text{cmd}[24:21]=4'd4)|(\text{cmd}[24:21]=4'd4)|(\text{cmd}[24:21]=4'd4)|(\text{cmd}[24:21]=4'd4)|(\text{cmd}[24:21]=4'd4)|(\text{cmd}[24:21]=4'd4)|(\text{cmd}[24:21]=4'd4)|(\text{cmd}[24:21]=4'd4)|(\text{cmd}[24:21]=4'd4)|(\text{cmd}[24:21]=4'd4)|(\text{cmd}[24:21]=4'd4)|(\text{cmd}[24:21]=4'd4)|(\text{cmd}[24:21]=4'd4)|(\text{cmd}[24:21]
d5)|(cmd[24:21]==4'd6)|(cmd[24:21]==4'd7)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]==4'd10)|(cmd[24:21]=4'd10)|(cmd[24:21]=4'd10)|(cmd[24:21]=4'd10)|(cmd[24:21]=4'd10)|(cmd[24:21]=4'd10)|(cmd[24:21]=4'd10)|(cmd[24:21]=4'd10)|(cmd[24:21]=4'd10)|(cmd[24:21]=4'd10)|(cmd[24:21]=4'd10)|(cmd[24:21]=4'd10)|(cmd[24:21]=4'd10)|(cmd[24:21]=4'd10)|(cmd[24:21]=4'd10)|(cmd[24:21]=4'd10)|(cmd[24:21]=4'd10)|(cmd[24:21]=4'd10)|(cmd[24:21]=4'd10)|(cmd[24:21]=4'd10)|(cmd[24:21]=4'd10)|(cmd[24:21]=4'd10)|(cmd[24:21]=4'd10)|(cmd[24:21]=4'd10)|(cmd[24:21]=4'd10)|(cmd[24:21]=4'd10)|(cmd[24:21]=4'd10)|(cmd[24:21]=4'd10)|(cmd[24:21]=4'd10)|(cmd[24:21]=4'd10)|(cmd[24:21]=4'd10)|(cmd[24:21]=4'd10)|(cmd[24:21]=4'd10)|(cmd[24:21]=4'd10)|(cmd[24:21]=4'd10)|(cmd[24:21]=4'd10)|(cmd[24:21]=4'd10)|(cmd[24:21]=4'd10)
 ==4'd11))
                                                                                                                                                                                               cpsr v <= #`DEL bit ov;
                                                                                                                                  else;
                                                                                                                     else;
                                                               else if (cmd is ldm & (cmd sum m==5'b0) & ldm change)
                                                                                                               cpsr v \le \#DEL spsr[7];
                                                                            else;
                                       else;
```

```
always @ (posedge clk or posedge rst)
if (rst)
    cpsr_z <= #`DEL 1'd0;
else if (cpu en)
    if (cmd ok)
        if (cmd is msr0|cmd is msr1)
            if (~cmd[22] & cmd[19])
                   cpsr z \le \#DEL sec operand[30];
            else;
       else if ( cmd_is_dp0|cmd_is_dp1|cmd_is_dp2 )
            if (cmd[20])
                 if (\text{cmd}[15:12]==4\text{'hf})
                     cpsr z \le \#DEL \text{ spsr}[9];
                else
                     cpsr z \le \#DEL (dp ans=32'b0);
            else;
       else if ( cmd_is_mult|cmd_is_multl )
            if (cmd[20])
                 cpsr z \le \#DEL (sum rn rm=32'b0);
            else;
       else if ( cmd_is_multlx & cmd[20] )
```

cpsr  $z \le \#DEL$ 

cpsr z & (sum rn rm==32'b0);

else;

```
else if ( cmd_is_ldm & ( cmd_sum_m==5'b0 ) & ldm_change )
             cpsr_z <= #`DEL spsr[9];
       else;
   else;
else;
always @ (*)
case ( cmd[24:21] )
4'h0 : dp_ans =
                and_ans;
4'h1: dp ans =
                eor ans;
4^{\circ}h2 : dp ans =
                sum rn rm;
4h3 : dp_ans =
                ~sum_rn_rm;
4'h4 : dp_ans =
                sum_rn_rm;
4'h5 : dp ans =
                sum rn rm;
4'h6 : dp_ans =
                sum_rn_rm;
4h7 : dp_ans =
                ~sum_rn_rm;
4'h8 : dp ans =
                and ans;
4'h9 : dp ans =
                eor ans;
4'ha: dp ans =
                sum_rn_rm;
4'hb:dp ans =
                sum_rn_rm;
4'hc : dp ans =
                or ans;
4'hd: dp_ans =
                sum_rn_rm;
4'he: dp_ans =
                bic_ans;
4'hf: dp ans =
                sum rn rm;
```

endcase

```
always @ (*)
if ( cmd_is_mult | cmd_is_multl )
    extra_num = 1'b0;
else if ( cmd_is_dp0|cmd_is_dp1|cmd_is_dp2 )
    case (cmd[24:21])
   4'b0010 : extra_num = 1'b0;
    4'b0011 : extra_num = 1'b1;
    4'b0100 : extra num = 1'b0;
    4'b0101 : extra num = cpsr c;
    4'b0110 : extra_num = \sim cpsr_c;
    4'b0111 : extra_num = cpsr_c;
   4'b1111 : extra num = 1'b1;
    default: extra_num = 1'b0;
    endcase
else if (cmd is multlx)
    extra num = multl extra num;
else
    extra num = 1'b0;
always @ (posedge clk or posedge rst)
if (rst)
    fiq flag <= #`DEL 1'b0;
```

```
else if ( cpu_en )
   if (fiq)
          fiq_flag <= #`DEL 1'b1;
     else if (cmd flag)
       fiq_flag <= #`DEL 1'b0;
     else;
else;
always @ (*)
if (go fmt[5])
    go data = ram rdata;
else if (go_fmt[4])
    if ( go_fmt[1] )
        go data = \{\{16\{go\ fmt[2]\&ram\ rdata[31]\}\}\},ram\ rdata[31:16]\};
   else
        go data = \{\{16\{go\ fmt[2]\&ram\ rdata[15]\}\}\}, ram rdata[15:0]\};
else// if (cha reg fmt[3])
    case(go fmt[1:0])
    2'b00 : go data = \{ \{24\{go fmt[2]\&ram rdata[7]\}\}, ram rdata[7:0] \};
    2'b01 : go data = { {24{go fmt[2]&ram rdata[15]}}}, ram rdata[15:8] };
    2'b10 : go data = \{ \{24\{go fmt[2]\&ram rdata[23]\}\}, ram rdata[23:16] \}; \}
    2'b11 : go data = { \{24\{go fmt[2]\&ram rdata[31]\}\}, ram rdata[31:24] \}; }
```

## endcase

```
always @ (posedge clk or posedge rst)
if (rst)
    go fmt <= #`DEL 6'd0;
else if (cpu en)
   if (cmd is ldr0|cmd is ldr1|cmd is swp)
         go fmt
                      #`DEL
                                      cmd[22]
                                                 ?{4'b0010,cmd_addr[1:0]}:
{4'b1000,cmd_addr[1:0]};
    else if (cmd is ldrh0|cmd is ldrh1)
         go_fmt <= #`DEL {4'b0100,cmd_addr[1:0]};
   else if ( cmd_is_ldrsb0|cmd_is_ldrsb1 )
        go_fmt <= #`DEL {4'b0011,cmd_addr[1:0]};
   else if ( cmd_is_ldrsh0|cmd_is_ldrsh1 )
         go fmt \leq= #`DEL {4'b0101,cmd addr[1:0]};
   else if ( cmd_is_ldm )
       go fmt <= #`DEL
                          {4'b1000,cmd_addr[1:0]};
    else;
else;
always @ (posedge clk or posedge rst)
if (rst)
    go num <= #`DEL 4'd0;
```

```
else if ( cpu_en )
    go_num <= #`DEL cha_num;</pre>
else;
always @ (posedge clk or posedge rst)
if (rst)
    go_vld <= #`DEL 1'd0;
else if ( cpu_en )
    go_vld <= #`DEL cha_vld;
else;
always @ (posedge clk or posedge rst)
if (rst)
    hold en dly <= #`DEL 1'd0;
else if (cpu_en)
    hold_en_dly <= #`DEL hold_en;
else;
always @ (posedge clk or posedge rst)
if (rst)
    irq flag <= #`DEL 1'b0;
else if ( cpu_en )
    if (irq)
          irq flag <= #`DEL 1'b1;</pre>
```

```
else if ( cmd_flag )
        irq_flag <= #`DEL 1'b0;</pre>
     else;
else;
always @ (posedge clk or posedge rst)
if (rst)
     ldm_change <= #`DEL 1'd0;</pre>
else if ( cpu_en )
     if ( ~hold_en )
        ldm_change <= #`DEL code[22] & code[20] & code[15];
   else;
else;
always @ (posedge clk or posedge rst)
if (rst)
     ldm_num <= #`DEL 4'd0;
else if (cpu en)
     if ( cmd_is_ldm )
          ldm_num <= #`DEL ldm_sel;</pre>
     else;
else;
always @ (*)
```

```
if ( cmd[0] )
    ldm_sel = 4'h0;
else if ( cmd[1] )
    ldm_sel = 4'h1;
else if (cmd[2])
    ldm_sel = 4'h2;
else if (cmd[3])
    ldm_sel = 4'h3;
else if ( cmd[4] )
    ldm_sel = 4'h4;
else if (cmd[5])
    ldm_sel = 4'h5;
else if ( cmd[6] )
    ldm sel = 4'h6;
else if (cmd[7])
    ldm_sel = 4'h7;
else if (cmd[8])
    ldm sel = 4'h8;
else if (cmd[9])
    ldm_sel = 4'h9;
else if ( cmd[10] )
    ldm_sel = 4'ha;
else if (cmd[11])
```

ldm sel = 4'hb;

```
else if ( cmd[12] )
    ldm_sel = 4'hc;
else if ( cmd[13] )
    ldm sel = 4'hd;
else if ( cmd[14] )
    ldm sel = 4'he;
else if ( cmd[15] )
    ldm sel = 4'hf;
else
    ldm sel = 4'h0;
always @ (posedge clk or posedge rst)
if (rst)
    ldm usr <= #`DEL 1'd0;
else if (cpu_en)
    ldm_usr <= #`DEL cmd_ok & cmd_is_ldm & cmd[20] & cmd[22] &
~cmd[15];
else;
always @ (posedge clk or posedge rst)
if (rst)
    ldm_vld <= #`DEL 1'd0;
else if (cpu_en)
    ldm_vld \le \#DEL \quad cmd_ok \& cmd_is_ldm \& cmd[20]
```

```
(cmd_sum_m!=5'b0);
else;
always @ (posedge clk or posedge rst)
if (rst)
    multl_extra_num <= #`DEL 1'd0;</pre>
else if (cpu_en)
    if ( cmd_ok & cmd_is_multl )
         multl_extra_num <= #`DEL bit_cy;</pre>
    else
         multl extra num <= #`DEL 0;
else;
always @ (posedge clk or posedge rst)
if (rst)
    r0 \le \#DEL 32'd0;
else if ( cpu_en )
    if (ldm vld & (ldm num==4'h0))
        r0 <= #`DEL ldm data;
   else if ( go_vld & (go_num==4'h0) )
        r0 \le \#`DEL go data;
   else if ( cmd_ok & to_vld & ( to_num== 4'h0 ) )
        r0 \le \#`DEL to data;
   else;
```

```
always @ (posedge clk or posedge rst)
if (rst)
    r1 \le \#DEL 32'd0;
else if (cpu en)
    if ( ldm_vld & ( ldm_num==4'h1 ) )
        r1 <= #`DEL ldm data;
   else if ( go_vld & (go_num==4'h1 ) )
        r1 <= #`DEL go data;
   else if (cmd ok & to vld & (to num== 4'h1))
        r1 \le \#`DEL to data;
   else;
else;
always @ (posedge clk or posedge rst)
if (rst)
    r2 \le \#DEL 32'd0;
else if (cpu en)
    if ( ldm_vld & ( ldm_num==4'h2 ) )
        r2 <= #`DEL ldm data;
   else if ( go_vld & (go_num==4'h2 ) )
        r2 <= #`DEL go data;
   else if ( cmd ok & to vld & ( to num== 4'h2 ) )
```

else;

```
r2 <= #`DEL to_data;
   else;
else;
always @ (posedge clk or posedge rst)
if (rst)
    r3 \le \#'DEL 32'd0;
else if (cpu en)
    if ( ldm_vld & ( ldm_num==4'h3 ) )
        r3 <= #`DEL ldm data;
   else if ( go vld & (go num==4'h3 ) )
        r3 <= #`DEL go_data;
   else if ( cmd_ok & to_vld & ( to_num== 4'h3 ) )
        r3 \le \#DEL to data;
   else;
else;
always @ (posedge clk or posedge rst)
if (rst)
    r4 <= #`DEL 32'd0;
else if (cpu en)
    if ( ldm_vld & ( ldm_num==4'h4 ) )
        r4 <= #`DEL ldm_data;
   else if ( go vld & (go num==4'h4 ) )
```

```
r4 <= #`DEL go_data;
   else if ( cmd_ok & to_vld & ( to_num== 4'h4 ) )
        r4 <= #`DEL to_data;
   else;
else;
always @ (posedge clk or posedge rst)
if (rst)
    r5 \le \#DEL 32'd0;
else if (cpu en)
    if (ldm vld & (ldm num==4h5))
        r5 <= #`DEL ldm data;
   else if ( go_vld & (go_num==4'h5 ) )
       r5 <= #`DEL go data;
   else if ( cmd_ok & to_vld & ( to_num== 4'h5 ) )
        r5 \le \#'DEL to data;
   else;
else;
always @ (posedge clk or posedge rst)
if (rst)
    r6 <= #`DEL 32'd0;
else if (cpu_en)
    if (ldm vld & (ldm num==4'h6))
```

```
r6 <= #`DEL ldm_data;
   else if ( go_vld & (go_num==4'h6 ) )
        r6 <= #`DEL go_data;
   else if ( cmd_ok & to_vld & ( to_num== 4'h6 ) )
       r6 <= #`DEL to_data;
   else;
else;
always @ (posedge clk or posedge rst)
if (rst)
    r7 \le \#DEL 32'd0;
else if (cpu_en)
    if ( ldm_vld & ( ldm_num==4'h7 ) )
        r7 <= #`DEL ldm data;
   else if ( go_vld & (go_num==4'h7 ) )
       r7 <= #`DEL go_data;
   else if ( cmd_ok & to_vld & ( to_num== 4'h7 ) )
       r7 \le \#`DEL to data;
   else;
else;
always @ (posedge clk or posedge rst)
if (rst)
    r8 fiq <= #`DEL 32'd0;
```

```
else if ( cpu_en )
    if ( ldm_vld & ( ldm_num==4'h8 )& ( ~ldm_usr & (cpsr_m==5'b10001 ) ) )
       r8 fiq <= #`DEL ldm data;
   else if ( go vld & (go num==4'h8 ) & (cpsr m==5'b10001 ) )
       r8_fiq <= #`DEL go_data;
   else if (cmd ok & to vld & (to num== 4'h8) & (cpsr m==5'b10001)
       r8 fiq <= #`DEL to data;
   else;
else;
always @ (posedge clk or posedge rst)
if (rst)
    r8_usr <= #`DEL 32'd0;
else if (cpu en)
    if ( ldm vld & ( ldm num==4'h8 ) & ( ldm usr | (cpsr m!=5'b10001 ) ) )
       r8 usr <= #`DEL ldm data;
   else if ( go vld & (go num==4'h8 ) & (cpsr m!=5'b10001 ) )
       r8 usr <= #`DEL go data;
   else if (cmd ok & to vld & (to num== 4'h8) & (cpsr m!=5'b10001)
         r8 usr <= #`DEL to data;
   else;
else;
always @ (posedge clk or posedge rst)
```

```
if (rst)
    r9_fiq <= #`DEL 32'd0;
else if (cpu_en)
    if ( ldm vld & ( ldm num==4'h9 ) & ( ~ldm usr & (cpsr m==5'b10001 ) ) )
       r9 fiq <= #`DEL ldm data;
   else if ( go vld & (go num==4'h9 ) & (cpsr m==5'b10001 ) )
       r9 fiq <= #`DEL go data;
   else if (cmd ok & to vld & (to num== 4'h9) & (cpsr m==5'b10001)
       r9_fiq <= #`DEL to_data;
   else;
else;
always @ (posedge clk or posedge rst)
if (rst)
    r9 usr <= #`DEL 32'd0;
else if (cpu en)
    if (ldm vld & (ldm num==4'h9) & (ldm usr | (cpsr m!=5'b10001)))
       r9 usr <= #`DEL ldm data;
   else if ( go vld & (go num==4'h9 ) & (cpsr m!=5'b10001 ) )
       r9 usr <= #`DEL go data;
   else if (cmd ok & to vld & (to num== 4'h9) & (cpsr m!=5'b10001)
       r9_usr <= #`DEL to_data;
   else;
else;
```

```
always @ (posedge clk or posedge rst)
if (rst)
    ra fiq <= #`DEL 32'd0;
else if (cpu_en)
    if (ldm vld & (ldm num==4'ha)& (~ldm usr & (cpsr m==5'b10001)))
       ra fiq <= #`DEL ldm data;
   else if ( go vld & (go num==4'ha ) & (cpsr m==5'b10001 ) )
       ra_fiq <= #`DEL go_data;
   else if (cmd ok & to vld & (to num== 4'ha) & (cpsr m==5'b10001)
       ra fiq <= #`DEL to data;
   else;
else;
always @ (posedge clk or posedge rst)
if (rst)
    ra usr <= #`DEL 32'd0;
else if (cpu en)
    if (ldm vld & (ldm num==4'ha) & (ldm usr | (cpsr m!=5'b10001)))
       ra usr <= #`DEL ldm data;
   else if ( go vld & (go num==4'ha ) & (cpsr m!=5'b10001 ) )
       ra usr <= #`DEL go_data;
   else if (cmd ok & to vld & (to num== 4'ha) & (cpsr m!=5'b10001)
       ra usr <= #`DEL to data;
```

```
else;
else;
always @ (*)
if ( cmd_is_ldr0|cmd_is_ldr1|cmd_is_swp|cmd_is_swpx )
    ram_flag = cmd[22]? (1'b1<<cmd_addr[1:0]):4'b1111;
else if (cmd_is_ldrh0|cmd_is_ldrh1|cmd_is_ldrsh0|cmd_is_ldrsh1)
    ram_flag = cmd_addr[1] ? 4'b1100 : 4'b0011;
else if ( cmd_is_ldrsb0|cmd_is_ldrsb1 )
    ram flag = 1'b1 << cmd addr[1:0];
else
    ram_flag = 4'b1111;
always @ (*)
if (cmd_is_ldm)
    if ( cmd[0] )
         ram wdata = r0;
    else if (cmd[1])
         ram_wdata = r1;
    else if (cmd[2])
         ram wdata = r2;
    else if (cmd[3])
         ram_wdata = r3;
    else if (cmd[4])
```

```
ram_wdata = r4;
else if (cmd[5])
    ram_wdata = r5;
else if (cmd[6])
    ram_wdata = r6;
else if (cmd[7])
    ram wdata = r7;
else if (cmd[8])
    ram_wdata = cmd[22] ? r8_usr : r8;
else if (cmd[9])
    ram_wdata = cmd[22] ? r9_usr : r9;
else if ( cmd[10] )
    ram_wdata = cmd[22] ? ra_usr : ra;
else if ( cmd[11] )
    ram_wdata = cmd[22] ? rb_usr : rb;
else if ( cmd[12] )
    ram wdata = cmd[22] ? rc usr : rc;
else if ( cmd[13] )
    ram_wdata = cmd[22] ? rd_usr : rd;
else if ( cmd[14] )
    ram wdata = cmd[22] ? re usr : re;
else if ( cmd[15] )
    ram_wdata = rf;
else
```

```
ram_wdata = 4'h0;
else if ( cmd_is_ldr0|cmd_is_ldr1|cmd_is_swpx )
    if (cmd[22])
         case( cmd_addr[1:0] )
         2'b00 : ram_wdata = rna[7:0];
         2'b01 : ram_wdata = \{rna[7:0], 8'b0\};
         2'b10 : ram_wdata = \{rna[7:0], 16'b0\};
         2'b11 : ram_wdata = \{rna[7:0], 24'b0\};
         endcase
    else
         ram wdata = rna;
else if ( cmd_is_ldrh0|cmd_is_ldrh1 )
    if ( cmd_addr[1] )
        ram wdata = \{rna[15:0], 16'b0\};
   else
        ram wdata = rna;
else
    ram wdata = rna;
always @ (posedge clk or posedge rst)
if (rst)
    rb_fiq <= #`DEL 32'd0;
else if (cpu_en)
    if ( ldm vld & ( ldm num==4'hb )& ( ~ldm usr & (cpsr m==5'b10001 ) ) )
```

```
rb fiq <= #`DEL ldm data;
   else if ( go_vld & (go_num==4'hb ) & (cpsr_m==5'b10001 ) )
       rb_fiq <= #`DEL go_data;
   else if (cmd ok & to vld & (to num== 4'hb) & (cpsr m==5'b10001)
       rb_fiq <= #`DEL to_data;
   else;
else;
always @ (posedge clk or posedge rst)
if (rst)
    rb usr <= #`DEL 32'd0;
else if (cpu_en)
    if ( ldm_vld & ( ldm_num==4'hb ) & ( ldm_usr | (cpsr_m!=5'b10001 ) ) )
       rb usr <= #`DEL ldm data;
   else if ( go_vld & (go_num==4'hb ) & (cpsr_m!=5'b10001 ) )
       rb usr <= #`DEL go data;
   else if (cmd ok & to vld & (to num== 4'hb) & (cpsr m!=5'b10001)
       rb usr <= #`DEL to data;
   else;
else;
always @ (posedge clk or posedge rst)
if (rst)
    re fiq <= #`DEL 32'd0;
```

```
else if (cpu_en)
    if ( ldm_vld & ( ldm_num==4'hc )& ( ~ldm_usr & (cpsr_m==5'b10001 ) ) )
       rc_fiq <= #`DEL ldm_data;</pre>
   else if ( go vld & (go num==4'hc ) & (cpsr m==5'b10001 ) )
       rc_fiq <= #`DEL go_data;</pre>
   else if (cmd ok & to vld & (to num== 4'hc) & (cpsr m==5'b10001)
       rc fiq <= #`DEL to data;
   else;
else;
always @ (posedge clk or posedge rst)
if (rst)
    rc_usr <= #`DEL 32'd0;
else if (cpu en)
    if (ldm vld & (ldm num==4'hc) & (ldm usr | (cpsr m!=5'b10001)))
       rc usr <= #`DEL ldm data;
   else if ( go vld & (go num==4'hc ) & (cpsr m!=5'b10001 ) )
       rc usr <= #`DEL go data;
   else if (cmd ok & to vld & (to num== 4'hc) & (cpsr m!=5'b10001)
       rc usr <= #`DEL to data;
   else;
else;
always @ (*)
```

```
case (cpsr_m)
5'b10001 : rd = rd_fiq;
5'b11011 : rd = rd\_und;
5'b10010 : rd = rd_irq;
5'b10111 : rd = rd_abt;
5'b10011 : rd = rd sve;
default : rd = rd usr;
endcase
always @ (posedge clk or posedge rst)
if (rst)
    rd_abt <= #`DEL 32'd0;
else if (cpu_en)
    if ( ldm vld & ( ldm num==4'hd )& ( ~ldm usr & (cpsr m==5'b10111 ) ) )
        rd_abt <= #`DEL ldm_data;
   else if ( go_vld & (go_num==4'hd ) & (cpsr_m==5'b10111 ) )
        rd abt <= #`DEL go data;
   else if (cmd ok & to vld & (to num== 4'hd) & (cpsr m==5'b10111)
        rd_abt <= #`DEL to_data;
   else;
else;
always @ (posedge clk or posedge rst)
if (rst)
```

```
rd fiq <= #`DEL 32'd0;
else if (cpu_en)
    if ( ldm vld & ( ldm num==4'hd ) & ( \sim ldm usr & (cpsr m==5'b10001 ) ) )
       rd fiq <= #`DEL ldm data;
   else if ( go_vld & (go_num==4'hd ) & (cpsr_m==5'b10001 ) )
       rd fiq <= #`DEL go data;
   else if (cmd ok & to vld & (to num== 4'hd) & (cpsr m==5'b10001)
       rd fiq <= #`DEL to data;
   else;
else;
always @ (posedge clk or posedge rst)
if (rst)
    rd irq <= #`DEL 32'd0;
else if (cpu en)
    if ( ldm vld & ( ldm num==4'hd ) & ( \sim ldm usr & (cpsr m==5'b10010 ) ) )
       rd irq <= #`DEL ldm data;
   else if ( go vld & (go num==4'hd ) & (cpsr m==5'b10010 ) )
       rd irq <= #`DEL go data;
   else if (cmd ok & to vld & (to num== 4'hd) & (cpsr m==5'b10010)
       rd irq <= #`DEL to data;
   else;
else;
```

```
always @ (posedge clk or posedge rst)
if (rst)
    rd_svc <= #`DEL 32'd0;
else if (cpu en)
    if ( ldm_vld & ( ldm_num==4'hd )& ( ~ldm_usr & (cpsr_m==5'b10011 ) ) )
       rd svc <= #`DEL ldm data;
   else if ( go vld & (go num==4'hd ) & (cpsr m==5'b10011 ) )
       rd svc <= #`DEL go data;
   else if ( cmd_ok & to_vld & ( to_num== 4'hd ) & (cpsr_m==5'b10011 ) )
       rd svc <= #`DEL to data;
   else;
else;
always @ (posedge clk or posedge rst)
if (rst)
    rd und <= #`DEL 32'd0;
else if (cpu en)
    if (ldm vld & (ldm num==4'hd)& (~ldm usr & (cpsr m==5'b11011)))
       rd und <= #`DEL ldm data;
   else if ( go vld & (go num==4'hd ) & (cpsr m==5'b11011 ) )
       rd und <= #`DEL go data;
   else if ( cmd_ok & to_vld & ( to_num== 4'hd ) & (cpsr_m==5'b11011 ) )
       rd und <= #`DEL to data;
   else;
```

```
always @ (posedge clk or posedge rst)
if (rst)
                 rd_usr <= #`DEL 32'd0;
else if (cpu en)
                                                                                                                              ldm num==4'hd
                                                 ldm vld
                                                                                            &
                                                                                                              (
                                                                                                                                                                                                 )
                                                                                                                                                                                                                    &
                                                                                                                                                                                                                                                       ldm usr
((cpsr_m!=5'b10001)&(cpsr_m!=5'b11011)&(cpsr_m!=5'b10010)&(cpsr_m!=5'b
 10111)&(cpsr_m!=5'b10011))))
                              rd usr <= #`DEL ldm data;
             else
                                                 if
                                                                            (
                                                                                                      go vld
                                                                                                                                                      &
                                                                                                                                                                                   (go num==4'hd
                                                                                                                                                                                                                                                                  )
                                                                                                                                                                                                                                                                                            &
((cpsr m!=5'b10001)\&(cpsr m!=5'b11011)\&(cpsr m!=5'b10010)\&(cpsr m!=5'b100100)\&(cpsr m!=5'b100100)\&(cpsr m!=5'b100100)\&(cpsr m!=5'b1001000)\&(cpsr m!=5'b1001000)\&(cpsr m!=5'b10010000)\&(cpsr m!=5'b10010000)\&(cpsr m!=5'b100100000)\&(cpsr m!=5'b1001000000)\&(cpsr m!=5'b10010000000000
10111)&(cpsr_m!=5'b10011)))
                              rd usr <= #`DEL go data;
                                                                                                                                                                        & ( to num== 4'hd )
             else if ( cmd ok & to vld
((cpsr_m!=5'b10001)&(cpsr_m!=5'b11011)&(cpsr_m!=5'b10010)&(cpsr_m!=5'b
10111)&(cpsr_m!=5'b10011)) )
                              rd usr <= #`DEL to data;
             else;
else;
always @ (*)
case (cpsr m)
5'b10001 : re = re_fiq;
5'b11011 : re = re und;
```

else;

```
5'b10010 : re = re_irq;
5'b10111 : re = re_abt;
5'b10011 : re = re_svc;
default : re = re usr;
endcase
always @ (posedge clk or posedge rst)
if (rst)
    re_abt <= #`DEL 32'd0;
else if (cpu en)
    if (ram abort | (~fiq en & ~irq en & (cmd flag & code abort)))
        re_abt <= #`DEL rf_b;
    else if ( ldm_vld & ( ldm_num==4'he ) & ( \sim ldm_usr &
(cpsr_m = 5'b10111))
       re_abt <= #`DEL ldm_data;
   else if ( go vld & (go num==4'he ) & (cpsr m==5'b10111) )
       re_abt <= #`DEL go_data;
   else if ( cmd_ok & cmd_is_b & cmd[24] & (cpsr_m==5'b10111) )
       re abt <= #`DEL rf b;
   else if ( cmd_ok & to_vld & ( to_num== 4'he ) & (cpsr_m==5'b10111) )
       re_abt <= #`DEL to_data;
   else;
else;
```

```
always @ (posedge clk or posedge rst)
if (rst)
    re_fiq <= #`DEL 32'd0;
else if (cpu en)
    if (fiq_en)
       if (ram abort)
           re fiq <= #`DEL 32'h10;
         else
           re_fiq <= #`DEL rf_b;</pre>
    else if ( ldm vld & ( ldm num==4'he ) & ( ~ldm usr & 
(cpsr_m=5'b10001))
       re fiq <= #`DEL ldm data;
   else if ( go_vld & (go_num==4'he ) & (cpsr_m==5'b10001) )
       re_fiq <= #`DEL go_data;
   else if ( cmd_ok & cmd_is_b & cmd[24] & (cpsr_m==5'b10001) )
       re fiq <= #`DEL rf b;
   else if ( cmd_ok & to_vld & ( to_num== 4'he ) & (cpsr_m==5'b10001) )
       re fiq <= #`DEL to data;
   else;
else;
always @ (posedge clk or posedge rst)
if (rst)
    re irq <= #`DEL 32'd0;
```

```
else if (cpu en)
    if (~ram_abort & ~fiq_en & irq_en)
        re irq <= #`DEL rf b;
    else if ( ldm vld & ( ldm num==4'he ) & ( ~ldm usr & 
(cpsr m==5'b10010))
       re irq <= #`DEL ldm data;
   else if ( go vld & (go num==4'he ) & (cpsr m==5'b10010) )
       re irq <= #`DEL go data;
   else if (cmd ok & cmd is b & cmd[24] & (cpsr m==5b10010))
       re irq <= #`DEL rf b;
   else if (cmd ok & to vld & (to num== 4'he) & (cpsr m==5'b10010))
       re irq <= #`DEL to data;
   else;
else;
always @ (posedge clk or posedge rst)
if (rst)
    re svc <= #`DEL 32'd0;
else if (cpu en)
    if ( ~ram_abort & ~fiq_en & ~irq_en & ( cmd_flag & ~code_abort &
~code_und & (cond_satisfy & cmd_is_swi) ) )
        re svc <= #`DEL rf b;
    else if ( ldm_vld & ( ldm_num=4'he ) & ( ~ldm_usr & 
(cpsr m==5'b10011))
```

```
re svc <= #`DEL ldm data;
   else if ( go_vld & (go_num==4'he ) & (cpsr_m==5'b10011) )
       re svc <= #`DEL go data;
   else if (cmd ok & cmd is b & cmd[24] & (cpsr m==5b10011))
       re_svc <= #`DEL rf_b;
   else if (cmd ok & to vld & (to num== 4'he) & (cpsr m==5'b10011))
       re svc <= #`DEL to data;
   else;
else;
always @ (posedge clk or posedge rst)
if (rst)
    re und <= #`DEL 32'd0;
else if (cpu en)
    if ( ~ram abort & ~fiq en & ~irq en & ( cmd flag & ~code abort &
code und))
       re und <= #`DEL rf b;
    else if ( ldm vld & ( ldm num==4'he ) & ( ~ldm usr &
(cpsr m==5'b11011))
       re und <= #`DEL ldm data;
   else if ( go_vld & (go_num==4'he ) & (cpsr_m==5'b11011) )
       re und <= #`DEL go data;
   else if (cmd ok & cmd is b & cmd[24] & (cpsr m==5b11011))
       re und <= #`DEL rf b;
```

```
else if ( cmd_ok & to_vld & ( to_num== 4'he ) & (cpsr_m==5'b11011) )
                                           re und <= #`DEL to data;
                   else;
else;
always @ (posedge clk or posedge rst)
if (rst)
                        re usr <= #`DEL 32'd0;
else if ( cpu_en )
                                                                        ldm vld & (
                                                                                                                                                                                     ldm num==4'he ) &
                                                                                                                                                                                                                                                                                                                                                                 ldm usr
((cpsr m!=5'b10001)\&(cpsr m!=5'b11011)\&(cpsr m!=5'b10010)\&(cpsr m!=5'b100100)\&(cpsr m!=5'b100100)\&(cpsr m!=5'b1001000)\&(cpsr m!=5'b1001000)\&(cpsr m!=5'b10010000)\&(cpsr m!=5'b10010000)\&(cpsr m!=5'b100100000)\&(cpsr m!=5'b100100000)\&(cpsr m!=5'b10010000000000)
 10111)&(cpsr m!=5'b10011))))
                                           re usr <= #`DEL ldm data;
                   else
                                                                      if
                                                                                                                                                  go vld
                                                                                                                                                                                                                       &
                                                                                                                                                                                                                                                                 (go num==4'he
                                                                                                                                                                                                                                                                                                                                                                                                                      &
((cpsr m!=5'b10001)\&(cpsr m!=5'b11011)\&(cpsr m!=5'b10010)\&(cpsr m!=5'b100100)\&(cpsr m!=5'b100100)\&(cpsr m!=5'b100100)\&(cpsr m!=5'b1001000)\&(cpsr m!=5'b1001000)\&(cpsr m!=5'b10010000)\&(cpsr m!=5'b10010000)\&(cpsr m!=5'b100100000)\&(cpsr m!=5'b1001000000)\&(cpsr m!=5'b10010000000000
 10111)&(cpsr m!=5'b10011)))
                                           re usr <= #`DEL go data;
                   else
                                                               if
                                                                                                                              cmd ok
                                                                                                                                                                                                &
                                                                                                                                                                                                                                   cmd is b
                                                                                                                                                                                                                                                                                                              &
                                                                                                                                                                                                                                                                                                                                                 cmd[24]
                                                                                                                                                                                                                                                                                                                                                                                                                      &
((cpsr_m!=5'b10001)&(cpsr_m!=5'b11011)&(cpsr_m!=5'b10010)&(cpsr_m!=5'b
 10111)&(cpsr m!=5'b10011))
                                           re usr <= #`DEL rf b;
                   else if ( cmd ok & to vld
                                                                                                                                                                                                                                                 & ( to num== 4'he )
((cpsr_m!=5'b10001)&(cpsr_m!=5'b11011)&(cpsr_m!=5'b10010)&(cpsr_m!=5'b
 10111)&(cpsr m!=5'b10011)))
                                           re usr <= #`DEL to data;
```

```
else;
else;
always @ (posedge clk or posedge rst)
if (rst)
    reg_ans <= #`DEL 64'd0;
else if (cpu_en)
    if (~hold_en)
        reg_ans <= #`DEL mult_ans;</pre>
   else if ( cmd_is_ldm )
        if (cmd sum m=5'b1)
             reg_ans[6:2] \le \#DEL sum_m;
        else if (cmd[23])
            reg ans[6:2] \le \#DEL \text{ reg ans}[6:2] + 1'b1;
        else
            reg_ans[6:2] <= #`DEL reg_ans[6:2] - 1'b1;
   else;
else;
always @ (posedge clk or posedge rst)
if (rst)
    rf <= #`DEL 32'd0;
else if (cpu_en)
    if (cpu restart)
```

```
rf <= #`DEL 32'h0000_0000;
   else if (fiq_en)
       rf <= #`DEL 32'h0000 001c;
   else if (ram abort)
       rf <= #`DEL 32'h0000_0010;
   else if (irq en)
       rf <= #`DEL 32'h0000 0018;
   else if (cmd flag & code abort)
       rf <= #`DEL 32'h0000_000c;
   else if (cmd flag & code und)
       rf <= #`DEL 32'h0000 0004;
    else if (cmd flag & cond satisfy & cmd is swi)
         rf <= #`DEL 32'h0000 0008;
   else if (ldm vld & (ldm num==4'hf))
         rf <= #`DEL ldm data;
   else if (go_vld & (go_num==4'hf))
         rf <= #`DEL go data;
    else
                  cmd ok
                             &
                                 (cmd is dp0|cmd is dp1|cmd is dp2)
                                                                         &
(\text{cmd}[24:23]!=2'b10) & (\text{cmd}[15:12]==4'hf))
       rf <= #`DEL dp_ans;
   else if ( cmd_ok & ( cmd_is_b | cmd_is_bx ) )
       rf <= #`DEL sum rn rm;
    else if ( ~hold_en & ~wait_en )
         rf \le \#DEL \quad rf + 4;
```

```
else;
else;
always @ (posedge clk or posedge rst)
if (rst)
     rm_msb \le \#`DEL 1'd0;
else if (cpu_en)
     if (~hold_en)
          rm_msb <= #`DEL code_rma[31];
     else;
else;
always @ (*)
if
(cmd_is_bx|((cmd_is_dp0|cmd_is_dp1|cmd_is_dp2)&((cmd[24:21]==4'b1101)|(cmd_is_dp0|cmd_is_dp1|cmd_is_dp2)
cmd[24:21]==4'b1111)))|(cmd_is_multlx & ~cmd[21]))
     rn = 0;
else if ( cmd_is_mult|cmd_is_multl )
     if (cmd[21])
          rn = rna;
   else
        rn = 0;
else if ( cmd_is_b )
     rn = rf;
```

```
else if ( hold_en & hold_en_dly )
    rn = rn_register;
else
     rn = rnb;
always @ (posedge clk or posedge rst)
if (rst)
    rn_register <= #`DEL 32'd0;
else if ( cpu_en )
     if ( hold_en_rising )
        rn_register <= #`DEL rnb;</pre>
   else;
else;
always @ ( * )
case ( cmd[15:12] )
4'h0 : rna = r0;
4'h1 : rna = r1;
4h2 : rna = r2;
4'h3 : rna = r3;
4'h4 : rna = r4;
4'h5 : rna = r5;
4'h6 : rna = r6;
4'h7 : rna = r7;
```

$$4'h8 : rna = r8;$$

$$4'h9 : rna = r9;$$

$$4$$
'ha: rna = ra;

$$4$$
'hb: rna = rb;

$$4$$
'hc: rna = rc;

$$4$$
'hd: rna = rd;

$$4$$
'he: rna = re;

$$4'hf : rna = rf;$$

endcase

$$4'h0 : rnb = r0;$$

$$4'h1 : rnb = r1;$$

$$4'h2 : rnb = r2;$$

$$4'h3 : rnb = r3;$$

$$4'h4 : rnb = r4;$$

$$4'h5 : rnb = r5;$$

$$4'h6 : rnb = r6;$$

$$4'h7 : rnb = r7;$$

$$4'h8 : rnb = r8;$$

$$4'h9 : rnb = r9;$$

$$4$$
'ha: rnb = ra;

$$4'hb : rnb = rb;$$

```
4'hc: rnb = rc;
4'hd: rnb = rd;
4'he: rnb = re;
4'hf : mb = rf;
endcase
always @ (posedge clk or posedge rst)
if (rst)
    rs_msb <= #`DEL 1'd0;
else if (cpu en)
    if (~hold en)
         rs_msb <= #`DEL code_rsa[31];
    else;
else;
always @ ( * )
if ( cmd_is_dp0|cmd_is_ldr1 )
    case(cmd[6:5])
   2'b00 : sec\_operand = reg\_ans[31:0];
   2'b01 : sec\_operand = reg\_ans[63:32];
   2'b10 : sec_operand = (rm_msb? ~reg_ans[63:32] : reg_ans[63:32]);
    2'b11 : sec\_operand = (cmd[11:7]==5'b0)?{cpsr,reg\_ans[31:1]} :
(reg_ans[63:32]|reg_ans[31:0]);
   endcase
```

```
else if ( cmd_is_dp1 )
    case(cmd[6:5])
   2'b00 : sec_operand = (code_rs_flag[2:1]!=2'b0)? 32'b0: reg_ans[31:0];
   2'b01 : sec operand = (code rs flag[2:1]!=2'b0)? 32'b0: (code rs flag[0])
? reg ans[31:0] : reg ans[63:32] );
   2'b10 : sec operand = (code rs flag[2:1]!=2'b0)? {32{rm msb}} :
(code rs flag[0]? (rm msb? \simreg ans[31:0]: reg ans[31:0]): (rm msb?
~reg_ans[63:32]:reg_ans[63:32]));
   2'b11 : sec operand = (code rs flag[1]|code rs flag[0]) ? reg ans[31:0] :
(reg ans[63:32]|reg ans[31:0]);
   endcase
else if (cmd is msr1|cmd is dp2)
    sec operand = reg ans[63:32][reg ans[31:0];
else if (cmd is multlx)
    sec_operand = reg_ans[63:32];
else
   sec operand = reg ans[31:0];
always @ ( * )
if (cpsr m == 5'b10011)
    spsr = spsr_svc;
else if ( cpsr m == 5'b10111 )
    spsr = spsr abt;
else if ( cpsr m == 5'b10010 )
```

```
spsr = spsr_irq;
else if ( cpsr_m == 5b10001 )
    spsr = spsr_fiq;
else if ( cpsr m == 5'b11011 )
    spsr = spsr_und;
else
    spsr = cpsr;
always @ (posedge clk or posedge rst)
if (rst)
    spsr abt <= #`DEL 11'd0;
else if (cpu_en)
    if ( ram_abort | ( ~fiq_en & ~irq_en & ( cmd_flag & code_abort ) ) )
        spsr abt <= #`DEL cpsr;
    else if ( cmd_ok & ( cpsr_m==5'b10111) & ( cmd_is_msr0|cmd_is_msr1 )
& cmd[22])
                                                                       #`DEL
         spsr abt
                                           <=
{{cmd[19]?sec_operand[31:28]:spsr_abt[10:7]},{cmd[16]?{sec_operand[7:6],se
c_operand[4:0]}:spsr_abt[6:0]}};
    else;
else;
always @ (posedge clk or posedge rst)
if (rst)
```

```
spsr fiq <= #`DEL 11'd0;
else if (cpu_en)
    if (fiq_en)
          if (ram abort)
             spsr_fiq
                                           <=
                                                                    #`DEL
{cpsr n,cpsr z,cpsr c,cpsr v,1'b1,cpsr f,5'b10111};
         else
             spsr fiq <= #'DEL cpsr;
    else if (cmd ok & (cpsr m==5'b11011) & (cmd is msr0|cmd is msr1)
& cmd[22])
         spsr fiq
                                         <=
                                                                    #`DEL
{{cmd[19]?sec operand[31:28]:spsr fiq[10:7]},{cmd[16]?{sec operand[7:6],se
c_operand[4:0]}:spsr_fiq[6:0]}};
    else;
else;
always @ (posedge clk or posedge rst)
if (rst)
    spsr irq <= #`DEL 11'd0;
else if (cpu en)
    if (~ram abort &~fiq en & irq en)
       spsr irq <= #`DEL cpsr;
    else if ( cmd ok & ( cpsr m=5'b10010) & ( cmd is msr0|cmd is msr1 )
& cmd[22])
                                                                    #`DEL
         spsr_irq
                                         <=
```

```
{{cmd[19]?sec operand[31:28]:spsr irq[10:7]},{cmd[16]?{sec operand[7:6],se
c operand[4:0]}:spsr irq[6:0]}};
    else;
else;
always @ (posedge clk or posedge rst)
if (rst)
    spsr_svc <= #`DEL 11'd0;
else if (cpu en)
    if ( ~ram abort & ~fiq en & ~irq en & ( cmd flag & ~code abort &
~code und & (cond satisfy & cmd is swi)))
       spsr svc <= #`DEL cpsr;
    else if ( cmd_ok & ( cpsr_m==5'b10011) & ( cmd_is_msr0|cmd_is_msr1 )
& cmd[22])
                                                                    #`DEL
         spsr svc
                                         <=
{{cmd[19]?sec operand[31:28]:spsr svc[10:7]},{cmd[16]?{sec operand[7:6],se
c_operand[4:0]}:spsr_svc[6:0]}};
    else;
else;
always @ (posedge clk or posedge rst)
if (rst)
    spsr_und <= #`DEL 11'd0;
else if (cpu en)
    if ( ~ram abort & ~fiq en & ~irq en & ( cmd flag & ~code abort &
```

```
code_und))
        spsr_und <= #`DEL cpsr;</pre>
    else if ( cmd_ok & ( cpsr_m==5'b11011) & ( cmd_is_msr0|cmd_is_msr1 )
& cmd[22])
         spsr und
                                          <=
                                                                     #`DEL
{{cmd[19]?sec_operand[31:28]:spsr_und[10:7]},{cmd[16]?{sec_operand[7:6],s
ec_operand[4:0]}:spsr_und[6:0]}};
    else;
else;
always @ (posedge clk or posedge rst)
if (rst)
    sum_m <= #`DEL 5'd0;
else if (cpu_en)
    if (~hold en)
        sum_m <= #`DEL code_sum_m;</pre>
   else;
else;
always @ (*)
if (cmd_is_mrs)
    to data =
                    cmd[22] ? {spsr[10:7],20'b0,spsr[6:5],1'b0,spsr[4:0]} :
{cpsr[10:7],20'b0,cpsr[6:5],1'b0,cpsr[4:0]};
else if (cmd_is_dp0|cmd_is_dp1|cmd_is_dp2)
```

endmodule