

## Input & Output

- Technique of data transfer between microcomputer and external device.

### # Three ways of transferring data.

- a) Programmed I/O
- b) Interrupt Driven I/O
- c) Direct Memory Access (DMA)

### # Standard I/O

Two separate address spaces.  
one for memory location  
other for I/O devices

M/ $\bar{I/O}$  pin High  $\Rightarrow$  mem. operation going on

M/ $\bar{I/O}$  pin Low  $\Rightarrow$  <sup>I/O</sup> mem. operation going on

IN AL, PORTA  
OUT PORTA, AL.

### Memory Operation,

LDA 3000H (copy the content of mem. Loc. 3000H)

STA 3000H (Store content into the mem. loc. 3000H)

### # Advantage:

- 1 MB memory address available for 8086
- Special instruction for I/O operation.
- maximize I/O performance.
- Used in system where complete memory capacity is required.

### # Disadvantage:

- Data has to be transferred to the accumulator to perform logical or Arithmetic operation.

### # Memory-mapped I/O

CPU address, I/O device like a memory location.

- Single address space is used by CPU

$MSB=1$ ; I/O select.

$MSB=0$ ; Memory location selected.

MOV mem, reg; Output.

MOV reg, mem; Input.

### C. Direct memory access:

Data can be transfer between micro-computer memory and external device without microprocessor involvement

\* DMA controller used (8237)

- DMA address Register  $\rightarrow$  contain mem. address
- DMA count Register  $\rightarrow$  no. of bytes of data (to be transfer)
- DMA control register  $\rightarrow$  accepts commands from CPU.

### 3 Modes of Data Transfer:

- BURST mode
- CYCLE mode
- Transparent mode:



### #DMA Operation:

- i) I/O device request DMA operation via the DMA request line of the controller chip.
- ii) Controller chip activates the microprocessor Hold pin requesting the microprocessor to release the bus.
- iii) The microprocessor sends HLD $\bar{A}$  back to the ~~mp~~ DMA controller, indicating that bus is disabled.
- iv) The DMA controller places the memory address on the address bus. And send acknowledge to the peripheral device.
- v) The DMA controller completes the DMA transfer and release the bus.

### #BURST mode:

Helpful for loading program or data file into memory.

inactive m.p.cpu for long periods of time.

$$T_i (\text{Bus Control}) + T_u (\text{Send}) + T_r (\text{Return});$$

### #Cycle Stealing Mode:

One byte per data.

$$T_i + T_{imb} + T_i + T_i + T_{imb} + T_i + \dots + T_i + T_{imb} + T_i = (GB).$$

### Problem-1 (Sol<sup>n</sup>)

$$T_1 = 250 \text{ ns} \\ = 250 \times 10^{-9} \text{ s}$$

Total time:

$$\begin{aligned} T_1 + T_u + T_2 \\ = 250 \times 10^{-9} + 3.328 \times 10^{-8} + 250 \times 10^{-9} \\ = 3.328 \times 10^{-3} \text{ s} \\ = 3.328 \text{ ms} \end{aligned}$$

$$75 \text{ KB} = 75 \times 1024 \text{ Byte}$$

$$1 \text{ B/s} = 1.30 \times 10^{-5} \text{ s}$$

$$256 \text{ B} \rightarrow (256 \times 1.30 \times 10^{-5}) \text{ s} \\ = 3.328 \times 10^{-3} \text{ s}$$

### Problem-2 (Sol<sup>n</sup>)

$$\left\{ (500 \times 10^{-9} + 1.30 \times 10^{-5}) \times 256 \right\} \text{ s}$$

For 8086

Address bus = 20 bit.

Data bus = 16 bit  $\leftarrow$  16 bit processor.

$2^n \leftarrow$  add. bus size.

8 bit = 1 byte.

# Size of Ram 1GB. Then Add. Bus = ?

$$1 \text{ GB} = 2^{10} \text{ MB}$$

$$= 2^{10} \times 2^{10} \text{ KB}$$

$$= 2^{20} \times 2^{10} \text{ B}$$

$$= 2^{30} \text{ Byte.}$$

$$= 30 \text{ byte.}$$

$$2^n \times 8 = 2^{30} \times 8$$

$$\therefore n = 30.$$

# Maximum Size of Ram. for 8086.

Soln:

Address bus = 20 bit.

$$\Rightarrow (2^{20} \times 2^3) \text{ bit.}$$

$$= \frac{2^{20}}{2^{10}} \text{ byte} \cdot 2^{20} \text{ byte.}$$

$$= \frac{2^{20}}{2^{10}} \text{ KB}$$

$$= 2^{10} \text{ KB}$$

$$= \frac{2^{10}}{2^{10}} \text{ MB} = 1 \text{ MB.}$$



## 2. Interrupt Driven I/O

- an external device can force the microprocessor to stop executing the current program temporarily.

### Two Types of interrupt:

- i) External
- ii) Internal.

#### i) External interrupt:

maskable, non-maskable.

- maskable interrupt can be enable or disable by instruction.
- non-maskable can not. (Power failure interrupt)

~~offset~~ ~~offset~~  
Logical address - 16 bit.  
offset  $n = 16 \text{ bit}$ .

Physical  $n = 20 \text{ bit}$ .

$$\text{PA} = \text{Segment} \times 10\text{H} + \text{offset address}$$

CS  $\rightarrow$  register of segment

IP  $\rightarrow$  " " offset.

# Segment: 1234H.

$$\begin{aligned}\text{Starting PA} &= 1234\text{H} \times 10\text{H} + \text{offset} \\ &= 12340 + 0000\text{H} \\ &= 12340\text{H}.\end{aligned}$$

$$\begin{aligned}\text{ending PA} &= 1234\text{H} \times 10\text{H} + \text{offset} \\ &= 12340 + \text{FFFFH} \\ &= 2233\text{FH}.\end{aligned}$$

\* Stack for temporarily hold data.

# For CS

$$\begin{aligned} & 1111H \times 10H + 1232H \\ \Rightarrow & 11110H + 1232H \\ \Rightarrow & 12342H \end{aligned}$$

# For DS

$$\begin{aligned} & 3333H \times 10H + 0020H \\ \Rightarrow & 33330 + 0020H. \\ \Rightarrow & 33350H \end{aligned}$$

For SS

$$\begin{aligned} & 25260H + 1100H \\ \Rightarrow & 26360H. \end{aligned}$$

Segment

offset

CS

IP

DS

DI, SI, BX

SS

SP, BP


ES

DI, SI, BX.

EU  $\rightarrow$  Execution Unit.

BIV  $\rightarrow$  Bus Interface Unit.

## #8086 Internal Architecture:



max = 48 bit

Operating clock 5/8/10 MHz

$D_0 \rightarrow D_{15} \Rightarrow$  Data Bus.

$D_8 - D_{15} \Rightarrow$  High Data Bus.

$D_0 - D_7 =$  Low Data Bus

Sunday  $\rightarrow$

Mem Segmen

8086 Part 1, 2, 3, 4



## # 8086

→ 8085 ⇒ 8-bit micro-processor.

## # 8086 Series:

- i) 8086 = 16-bit processor.
- ii) 80186 = 16-bit with peripheral device.
- iii) 80286 = Used for multitasking.
- iv) 80386 = 32-bit arch. processor.
- v) 80486 = With floating point.

## # Internal Arch. of 8086

GND = PIN 20

VCC = PIN 40

•  $AD_0 - AD_{15}$  PIN: (Address bus [Low Order])

→ Bidirectional.

$D_0 - D_7$  use for Low data bus.

$D_8 - D_{15}$  use for high data bus.

$A_{16} - A_{19}$

High order Data Address bus.

# 8086 Has two Units:

- i) Bus Interface Unit (BIU)
- ii) Execution Unit (EU)

# BIU Function:

- Sends out addresses.
- fetches instruction from memory.
- read data from Ports and memory.
- Write data to Ports and memory.
- handles all transfer of data and addresses on the buses for the execution unit.

# EU Function:

- coordination of all the units.
- instruct BIU where to fetch instruction.  
then decoder in the EU translates instruction fetched from memory into a series of action which the EU carries out.
- ALU performs arithmetic and logical operation over the data.

## # Description of EU

- 16-bit arithmetic logic unit.
- 4, 16-bit general purpose registers.

AX, BX, CX, DX. And further it can be divided into 2 8-bit registers.

AL  
AH + ~~BH~~  $\Rightarrow$  AX [Accumulator Register]

BH + BL  $\Rightarrow$  BX [Base Register]

CH + CL  $\Rightarrow$  CX [Counter Register]

DH + DL  $\Rightarrow$  DX [Data Register]

→ also 4 other registers SI, DI, SP, BP.

→ 16-bit flag register contains 9 flags

→ rest of three are used to control certain operations

### # Description of BIU:

- BIU stores pre-fetched instruction byte in queue also called FIFO
- Fetching the next instruction while executing the current instruction is referred as the instruction pipeline.
- Had a adder to produce 20 bit physical address.
- Bus control logic generates all bus control signal. read/write for memory/I/O ports.
- 4 Segment Register. CS, DS, SS, ES
- This hold the starting address of bus memory segments.

### # Conclusion:



BIU fetches instruction read/write from memory/I/O  
EU executes instructions that have already been  
fetched by BIU



### • AX register:

- Accumulator Register
- Use in arithmetic, logic and data transfer
- generate next test MLC.
- must use in multiplication and division operation- and I/O operation.

# #Flag Register:



$2^{-8}$  to  $2^8 - 1$   
 $-128$  to  $127$