

Input & Output. De Amelia

and external device. Assessed gramman sol and

Three ways of transferring data.

- a) Proprommed 1/0 all was a wal no offer
- b) Interrupt Driver I/O
- c) Direct Memory Access COMAD JA MI AL

Memory Orenation

LDA 3000H (COP3 the content in of mem Loc 3000H STA 3000H (Stone content into the mem Loc 3000H

Advantage: Advantage should be for 3006

of MB memory address excellable for 3006

offectal instancein for 210 openshire

offectal instancein for 210 pendeumance

offectal in Agatem where complete memory

called in Agatem where

#Standard 1/0

one for memory location other for I/o devicer

M/IO pin High => mem. openation soing on I/O M/IO pin Low => mem. openation soing on

DITE PARTA, AL. DOLLER TO DILLE ()

Memory Operation,

LDA 3000 H (COPY the content in of mem. Loc. 3000H) STA 3000 H (Storce content into the mem. loc. 3000H)

*Advantage:

- · I MB memony address available for 8086
- · Special instruction for I/O openestion.
- · movimize Ilo Pendonmance.
- · Used in system where complete memory capacity in regulard.

A Diradvantage,

Data has to be transferred to the accumulator to pentorm logical on Anithmetic operation.

como Basiasis tossalis

John TRAUS . .

Memory - mapped 58 Ilon au mollintres AMJ -6

CPU address, I/O device like a memory location.

- Single address space is used top count

Msb=1: 110 select.
Msb=0; Memory location selected.

MOV mem, red; outputon 31010.

MOV Reg, mem: Inputes harrogerent.

C. Direct memory accessi

Data can be transfer between micro computer memory and external device without microprocessor involvement

13 Bornowbook &

- # DMA controller used (8237) gom grown
- DMA address Register-row of byter of data (dube transfe)

 DMA countral register-racceds commands from cpu.

3 Modes of Data Transfer: 011:1-dam

- · BURST mode
- · CYCIE modeto : 605 mon vom
- · Transparent mode: mon con vom

#DMA Operation.

- i) I/O device request DMA operation via the DMA Request line of the controller chip.
- ii) controller chip activates other micro processon Hold pin requesting the microprocessor to nekase the bur.

of the TREPTER

- ma controller, idindicating that bus is disable.
- iv) The DMA controller places the memory address on the address bur. And spend macknowledge to the pariphenal device.
- The DMA controller completes the DMA transfer and release the bus.

#BURST mode: Helpful for loading program on data file. reguest line of the controller groman of ni inactive mp'cpus fon long peniads of time nelease the bun T, (Bus Controll) + Tu (Send) + T, (Return) # Cycle Stealing Moder was now on on on (i) DMA controllers. retinding One byte pen data. to the possible and device. The DMA controller completes the DMA tense release the busproblem-1 (801") and by my

75KB = 75 11024 Bate.

2568 -> (256× 1-30×105)

= 3-328×1031.

Total time:

T. + Tu + T.

= 250x10 + 3.328x10 + 250x10

= 3-2 3.328x1031

= 3.328 ms. 300 not lo sell municali #

Problem-2(Soln)

Address bus = 20 bit [(500×109+1.30×105) × 256 3.

FOR 8086

Address bus = 20 bit.

Data bus = 16 bit < 16 bit Processor.

n < add. bun Size.

8bit > 1 byte.

51 ml = 10 = 1 mls

#Size of Ram I GB. Then Add Bus = ? 2 IGB = 210 MB 2" x8 = 40B. 230 x8 (x 2 x 3 x 2 3 x 2 10 x 2 10 KB 1 -in = 230. 12858.82 Z20 x 210 B = z30 Byte. T+JT+T = 30 byte : 18-3-328x = 2 por 19-18-18-5 = 3-23-328 NO30 # Maximum Size of Ram. for 8086. soln; Problem-2(501) Address bus = 20 bit. 1 (200×109+1-80×103) x 256 6 3. = (220x 23) bit. = 270 byte. 220 byte. 11d os = and acurhba Data bus = 16 bit to 16 bid PRODURA = 2 bkB no all bun Size 210 kg $=\frac{z^{10}}{10}$ MB = IMB.

· an external device can force the micropaccousor to stop executing the current program temporarily.

Two Types of interocupt:

- i) External
- ii) Internal.
- i) External Herozupt:

mostable, non-martable.

- maskable interrupt can be enable on disable by instruction.
- · non-muskable can not. (Power failure iterrupt)

De la Company de



Logical address - 16 bit.

offset n = 16bit.

Physical n = zobit.

PA = Segment × 10H + offset address.

CS-> register of segment IP-> u " offset.

Segment: 1234H.

Starting DA: 1239 H& 10H * Offsets

2 12340+D000H.

= 12390 H.

ending PAZ 1234HX10H+Offset.

~ 12340+ FFFFH

z 2233FH.

*Stack for temporally Rold data.

# For	2 CS
An .	

11114×10H + 1232H => 11110H + 1232H

=> 12342H

Segment	affret.
OS	36'Bb
SS	DZ, SZ. B4.

For DS

3333H×10H + 0020H Standing clock 5/3/10MHz

= 33330 + 0020 H.

z> 33350H

Q - Q, - Doto Bus.


Por 25 -> High Dota Bur. D. - D7 - Lou Dota Brot

Z5260H + 1100H

=> 26360H.

man log with 5421 AND 92028

EU-> Execution Unit. BIV=>Bus griterfoce Unit



-> 8085 => 8-bit micro- Processon.

8086 Servies:

- i) 8086 = 16-6it Processon.
- ii) 80186 = 16-bit with Percipheral Device.
- 111) 80286 Used for multitasking.
- iv) 80386 = 32-bit arch. Processon.
 - V) 80486 With floating Point.

Internal Arch. of 8086

GNO = PIN 20

VCC = PIN=40

· ADO - ADIS PIN: (Address bus [Low Order])

-> Bidirectional.

Do-Dr use for Low data bur.

Dg-Dis use for high data bur.

A16 - A19

High orden Data Address bur.

8086 has two Units:

- i) Bus Intenface Unit (BIU)
- ii) Execution Unit (EU) ASTER CREEK ALAND Solver

+ BIU Fumedion 1 (2) 51 Local S. Shirt Laboration

- -> fetches instruction from memory. ->- read data from Ports and memory
- -> Write data to Porchs and memory.
- -> handles all transfer of data and addresses on the buses for the execution unit.

-> Hest of thece one used to contest according #EU Function!

- -> coordination of all the units.
- -> gristruct BIV where to fetch instruction. then decoders in the EV translater instruction fetched from memory into a series of action which the EV carries out.
- -> ALU Penforms are threetic and logical operation over the data.

Description of EU

-> 16 - bit anithmetic logie unit.

-> 4. 16-bit & general purpose registers. AX, BX, CX, DX. Ad And furthere it can be divided into 2 8-bit registers.

AH + BH => AX [Accumulator Regular]

BH + BL => BX [Bone Register]

CH+CL=> CX [counta Regular]

DH+OL=> DX[Data Register]

-> also 4 other Register SI, DI, SP, BP.

-> 16-bit flag register contain oflags

-> rest of three are used to control ecentarh Operations who has a maintained to : V Function

to fotol the same was to fotol instance to istal med united in the EV translater instruction is subject to the

Ash miles le reviser à devi bronner mail

themship and long ordenation

eavoir out

Description of BIV:

- -> BIV stores pre-fetched instruction byte in queve also called FIFO our holom
- -> Fetching the next instruction while executing the current instruction is teel referred on the instruction
- -> Rad a adders to produce 20 bit physical address.
- -> Bus controll logic generates all bus controll signal. read write for memory / I/O Porets.
- -> 4 Segment Register. CS, DS, SS, ES this hold the stanting address of four memory segments

BIV fetches instruction read/write from memory/10 # Conclusion: EV executer instructions that have already been fetched by BIV

· Ax register: Weston of BIV - Accumulation Register - Use in arithmetic, logic and data transfer - generate nortest MLc. 0717 bollog odlo must use in multiplication and ouvers.

Openation and I/O openation. - must use in multiplication and division - Rod a alder to produce 20 bit phaned addes tongia logic generates all bus control signat. read waste for memory (I/o ports. to Segment Kegutor. Cs. 08-85. Es of bure memory
the populary address -) a segment Regultor. Cs, Os. 85, Es, De grant de BIN Astonia instantion record (minite from En oceanion majoration that have already per # Conclusion: V28 60 balata

