

```
//FF w/ Pos edge Clk, Synchro Set
                                                                                                      //4-bit up/down counter w/ asynch clr
 module mytt(A, B, Y);
  input [5:0] A, B;
                                       module flop (C, D, S, Q);
                                                                                                      module counter (C, CLR, UP_DOWN, Q);
                                       input C, D, S;
                                                                                                      input C, CLR, UP_DOWN;
  output[11:0] Y;
                                                             //4-bit Reg w/ Pos-Edge Clk,
                                       output Q;
                                                                                                      output [3:0] Q;
  reg [11:0] Y;
                                                              //Asynchronbus Set, Clk Enable
                                       reg Q;
                                                                                                      reg [3:0] tmp;
  parameter C=3'b100;
                                                             module flop (C, D, CE, PRE, Q);
                                       always @(posedge C)
                                                                                                      always @(posedge C or posedge CLR)
  always@(A or B)
                                                              input C, CE, PRE;
                                       begin
                                                                                                      begin
  begin
                                                              input [3:0] D;
                                        if (S)
                                                                                                       if (CLR)
   Y[2:0]=A[2:0];
                                                              output [3:0] Q;
                                         Q \le 1'b1;
                                                                                                        tmp \le 4'b0000;
   Y[3] = A[3] & B[3];
                                                              reg [3:0] Q;
   Y[5:4] = {A[5] \&B[5], A[4] | B[4]};
                                        else
                                                              always @(posedge C or posedge PRE)
                                                                                                        if (UP_DOWN)
   Y[8:6] = B[2:0];
                                         Q \leq D;
                                                              begin
   Y[11:9]=C;
                                       end
                                                                                                        tmp \le tmp + 1'b1;
                                                              if (PRE)
                                       endmodule
  end
                                                                <del>Q <= 4'b1</del>11;
                                                                                                        tmp \le tmp - 1'b1;
  //Concatenation example:
                                                               else if (CE)
                                                                                                      end
  module mytt2(A, B, Y);
                                                                Q \leq D;
                                                                                                      assign Q = tmp;
  input [2:0] A, B;
                                                              end
                                                                                                      endmodule
  output[14:0] Y;
                                                             endmodule
  parameter C=3'b100;
                                                      module multiply(x,y,p);
                                                                                                module moorefsm(clk,rst,a,y); //moore fsm
  assign Y = \{ A, B, \{2\{C\}\}, 3'b110\};
                                                      input [3:0] x, y;
                                                                                                input clk, rst,a;
  endmodule
                                                      output [7:0] p;
                                                                                                output [1:0] y;
                                                      wire [14:0] ad;
                                                                                                reg [1:0] y;
  //Flip-flop with Pos-Edge Clock
                                                      wire [7:0] fs, fc;
                                                                                                parameter s0=3'b000, s1=3'b0001,
  module flop (CLK, D, Q);
                                                      wire [7:0] hs, hc;
                                                                                                s2=3'b010, s3=3'b011, s4=3'b100;
 input CLK, D;
                                                      assign p[0] = x[0] \& y[0];
                                                                                                reg [2:0] cs, ns;
  output Q;
                                                      assign ad[0] = x[1] & y[0];
                                                                                                always @(posedge clk or posedge rst)
  reg Q;
                                                      assign ad[1] = x[2] & y[0];
                                                                                                begin
  always @(posedge CLK)
                                                      assign ad[2] = x[3] & y[0];
                                                                                                 if (rst) cs <= s0;
  begin
                                                      assign ad[3] = x[0] & y[1];
                                                                                                 else cs<=ns:
  Q \leq D;
                                                      assign ad[4] = x[1] & y[1];
  end
                                                      assign ad[5] = x[2] & y[1];
                                                                                                always @(cs or a)
  <u>endmodule</u>
                                                      assign ad[6] = x[3] & y[1];
                                                                                                begin
  //FF w/Neg Edge Clk and Async Clr
                                                      assign ad[7] = x[0] & y[2];
                                                                                                 case (cs)
  module flop (C, D, CLR, Q);
                                                      assign ad[8] = x[1] & y[2];
                                                                                                   s0: if(a) ns = s1;
  input C, D, CLR;
                                                      assign ad[9] = x[2] & y[2];
                                                                                                      else ns = s0;
  output Q;
                                                      assign ad[10] = x[3] & y[2];
                                                                                                    s1: if(\sim a) ns = s2;
  reg Q;
                                                      assign ad[11] = x[0] & y[3];
                                                                                                       else ns = s0;
  always@(negedge C or posedge CLR)
                                                      assign ad[12] = x[1] & y[3];
                                                                                                    s2: if(a) ns = s3;
  begin
                                                      assign ad[13] = x[2] & y[3];
                                                                                                       else ns = s0;
  if (CLR)
                                                      assign ad[14] = x[3] & y[3];
                                                                                                    s3: if(a) ns = s4;
   Q \le 1'b0;
                                                                                                       else ns = s2:
  else
                                                      ha g1(ad[3], ad[0], hc[0], hs[0]);
                                                                                                    s4: if(a) ns = s1;
   Q \leq D;
                                                      assign p[1] = hs[0];
                                                                                                       else ns = s2;
  end
                                                      fa g2(ad[4], ad[1], hc[0], fs[0], fc[0]);
                                                                                                    default: ns = s0;
 endmodule
                                                      fa g3(ad[5], ad[2], fc[0], fs[1], fc[1]);
                                                                                                 endcase
//Tristate
                          //tristate
module three_st (T, I, O); module three_st (T, I, O); ha g4(ad[6], fc[1], hc[1], hs[1]);
                                                                                                end
                                                                                                always@(cs)
                                                      ha g5(ad[7], fs[0], hc[2], hs[2]);
input T, I;
                          input T, I;
                                                                                                begin
output O;
                                                      assign p[2] = hs[2];
                          output O;
                                                     fa g6(ad[8], fs[1], hc[2], fs[2], fc[2]);
                                                                                                 case(cs)
reg O:
                          assign O = (\sim T)? I: 1'bZ;
                                                      fa g7(ad[9], hs[1], fc[2], fs[3], fc[3]);
                                                                                                  s0: y = 2'b00;
always @(T or I)
                          endmodule
                                                     fa g8(ad[10], hc[1], fc[3], fs[4], fc[4]);
                                                                                                  s1: y = 2'b11;
begin
                                                      ha g9(ad[11], fs[2], hc[3], hs[3]);
                                                                                                  s2: y = 2'b01;
 if (\sim T)
                                                      assign p[3] = hs[3];
                                                                                                  s3: y = 2'b11;
 O = I:
                                                      fa g10(ad[12], fs[3], hc[3], fs[5], fc[5]);
                                                                                                  s4: y = 2'b10;
 else
```

assign p[4] = fs[5];

assign p[5] = fs[6];

assign p[6] = fs[7];

assign p[7] = fc[7]; endmodule

fa g11(ad[13], fs[4], fc[5], fs[6], fc[6]);

fa g12(ad[14], fc[4], fc[6], fs[7], fc[7]);

O = 1'bZ;

endmodule

Tri-State Buffer

0 1 Z 1 0 0

1 1 1

end

default: y = 2b00;

endcase

endmodule

end

```
//Decoders
//8-bit Shift-Left Reg w/ PosEdge
                                       4-to-1 MUX using IF Statement //4-to-1 MUX Using CASE
                                                                                                         module dec (sel, res);
//Clk, Serial In, and Serial Out
                                       module mux (a, b, c, d, s, o);
                                                                         module mux (a, b, c, d, s, o);
                                                                                                         input [2:0] sel;
module shift (C, SI, SO);
                                                                         input a, b, c, d;
                                       input a,b,c,d;
                                                                                                         output [7:0] res;
input C,SI;
                                                                        input [1:0] s;
                                       input [1:0] s;
                                                                                                         reg [7:0] res;
output SO;
                                                                        output o;
                                       output o;
                                                                                                         always @(sel or res)
reg [7:0] tmp;
                                                                         reg o;
                                        reg o;
always @(posedge C)
                                                                                                         begin
                                                                         always @(a or b or c or d or s)
                                        always @(a or b or c or d or s)
                                                                                                          case (sel)
begin
                                                                         begin
                                        begin
                                                                                                           3'b000 : res = 8'b00000001;
tmp \le tmp \le 1;
                                                                         case (s)
                                        if (s == 2'b00)
tmp[0] \le SI;
                                                                                                           3'b001 : res = 8'b00000010;
                                                                           2'b00 : o = a;
                                                                                                           3'b010 : res = 8'b00000100;
end
                                                                           2'b01 : o = b;
                                         else if (s == 2'b01)
assign SO = tmp[7];
                                                                                                           3'b011 : res = 8'b00001000;
                                                                           2'b10 : o = c;
                                         o = b;
e<u>ndmodule</u>
                                                                                                           3'b100 : res = 8'b00010000;
                                                                           default : o = d;
                                         else if (s == 2'b10)
//8-bit Shift-Left Reg w/ PosEdge
                                                                                                           3'b101 : res = 8'b00100000;
                                                                          endcase
                                         o = c:
//Clk, Async Clr, Serial In, Serial Out
                                                                                                           3'b110 : res = 8'b01000000;
                                         else
                                                                         end
module shift (C, CLR, SI, SO);
                                                                                                           default : res = 8'b10000000;
                                         o = d;
                                                                         endmodule
input C, SI, CLR;
                                                                                                          endcase
                                        end
output SO;
                                                                                                          end
                                       endmodule
                                                                                                         endmodule
reg [7:0] tmp;
                                          //state machine to find 0110
always @(posedge C or posedge CLR)
                                                                                           //Priority Encoder
                                          module fsm_detector(reset, clk, a, y);
begin
                                                                                           module priority (sel, code);
                                          input reset, a, clk;
 if (CLR)
                                                                                           input [7:0] sel;
                                          output y;
 tmp \le 8'b000000000;
                                                                                           output [2:0] code;
                                          parameter s_idle = 3'b000, s1=3'b001,
  tmp \le \{tmp[6:0], SI\};
                                                                                           reg [2:0] code;
                                           s2=3'b010, s3=3'b011, s4=3'b100;
                                                                                           always @(sel)
assign SO = tmp[7];
                                           reg [2:0] cs, ns;
                                                                                           begin
                                          always@(posedge clk or posedge reset)
endmodule
//8-bit Shift-Left Reg w/ PosEdge Clk,
                                                                                            if (sel[0]) code = 3'b000;
//Async paralel Load, Serial In, Serial Out
                                           if(reset) cs <= s_idle;
                                                                                            else if (sel[1]) code = 3'b001;
module shift (C, ALOAD, SI, D, SO);
                                            else cs <= ns;
                                                                                             else if (sel[2]) code = 3'b010;
input C, SI, ALOAD;
                                           end
                                                                                             else if (sel[3]) code = 3'b011;
input [7:0] D;
                                          always@(cs or a)
                                                                                             else if (sel[4]) code = 3'b100;
output SO;
                                           begin
                                                                                             else if (sel[5]) code = 3'b101;
reg [7:0] tmp;
                                            case(cs)
always @(posedge C or posedge ALOAD)
                                            s_idle: if(a) ns = s_idle;
                                                                                             else if (sel[6]) code = 3'b110;
                                                    else ns = s1;
begin
                                                                                             else if (sel[7]) code = 3'b111;
                                            s1: if(a) ns = s2;
 if (ALOAD)
                                                                                            else code = 3'bxxx:
 tmp \le D;
                                                else ns = s1;
                                                                                           end
                                            s2: if(a) ns = s3;
                                                                                           endmodule
  tmp \le \{tmp[6:0], SI\};
                                                else ns = s1;
                                            s3: if(\sima) ns = s4;
                                                                                           //Unsigned 8-bit Adder w/ CO
assign SO = tmp[7];
                                               else ns = s_idle;
                                                                                           module adder(A, B, SUM, CO);
endmodule
                                            s4: if(a) ns = s2;
                                                                                           input [7:0] A;
                                               else ns = s1;
//8-bit Shift-Left Reg w/ NegEdge
                                             default: ns = s_idle;
                                                                                           input [7:0] B;
//Clk, Clk Enabl, Serial In/Serial Out
                                          endcase
                                                                                           output [7:0] SUM;
module shift (C, CE, SI, SO);
                                          end
input C, SI, CE;
                                                                                           output CO;
                                          always@(cs or a)
output SO;
                                                                                           wire [8:0] tmp;
reg [7:0] tmp;
                                           begin
                                                                                           assign tmp = A + B;
always @(negedge C)
                                            case(cs)
                                                                                           assign SUM = tmp [7:0];
begin
                                            s_idle: y = 0;
                                            s1: y = 0;
                                                                                           assign CO = tmp [8];
 if (CE)
                                            s2: y = 0;
 begin
                                                                                           endmodule
  tmp <= tmp << 1;
                                            s3: if(\sima) y = 1;
  tmp[0] \le SI;
                                                else y = 0;
 end
                                            s4: y = 0;
                                            default: y = 0;
end
                                            endcase
assign SO = tmp[7];
                                           end
```

endmodule

endmodule

```
//Unsigned 8-bit Adder/Subtractor module addsub(A, B, OPER, RES); input OPER; input [7:0] A; input [7:0] B; output [7:0] RES; reg [7:0] RES; always @(A or B or OPER) begin if (OPER==1'b0) RES = A + B; else RES = A - B; end
```

```
//Comparators
//Verilog: (==, !=,<, <=, >, >=)
module compar(A, B, CMP);
input [7:0] A;
input [7:0] B;
output CMP;
assign CMP = (A >= B) ? 1'b1 : 1'b0;
endmodule
```

//Unsigned 8x4-bit Multiplier module compar(A, B, RES); input [7:0] A; input [3:0] B; output [11:0] RES; assign RES = A * B;

Dataflow assign y=a&b; behaviorial design always @(posedge clk) begin

```
//Finite State Machine
module fsm (clk, reset, x1, outp);
input clk, reset, x1;
output outp;
reg outp;
reg [1:0] state;
reg [1:0] next_state;
parameter s1 = 2'b00, s2 = 2'b01,
           s3 = 2'b10, s4 = 2'b11;
always @(posedge clk or posedge reset)
begin
if (reset)
  state \leq s1;
 else
  state <= next_state;
always @(state or x1)
begin
 case (state)
  s1: if (x1 == 1'b1)
       next_state = s2;
      next_state = s3;
  s2: next_state = s4;
  s3: next_state = s4;
  s4: next_state = s1;
 endcase
end
always @(state)
begin
 case (state)
  s1: outp = 1'b1;
  s2: outp = 1'b1;
  s3: outp = 1'b0;
  s4: outp = 1'b0;
 endcase
end
endmodule
```

```
//Hierarchical Design
module my_block (in1, in2, dout);
input in1, in2;
output dout;
endmodule

module top (DI_1, DI_2, DI_3,DI_4, DOUT1, DOUT2);
input DI_1, DI_2, DI_3, DI_4;
output DOUT1, DOUT2;
my_block inst1 (.in1(DI_1), .in2(DI_2), .dout(DOUT));
my_block inst2(DI_3,DI_4, DOUT);
endmodule
```

```
module moore_fsm(rst, clk, a y);
input rst, clk, a;
output y;
reg y;
parameter s0=1'b0, s1=1'b1;
reg cs, ns;
//state register block
always @(posedge rst or posedge clk)
begin
 fif (rst) cs <= s0;
 else cs<=ns;
end
//combinational next state block
always @(cs or a)
begin
 case (cs)
  s0: if (a) ns=s1;
     else ns=s0;
  s1: if (a) ns=s1;
      else ns=s0;
  default: ns=s0;
 endcase
//output combinational block
always @(cs)
begin
 case(cs)
  s0: y=0;
  s1: v=1;
  default y=0;
 endcase
end
endmodule
V/finite state machine, 3 states
module fsm(clk,rst,a,y);
input clk,rst,a;
output y;
reg y;
parameter s0=2'b00, s1=2'b01,
s2=2'b10;
reg [1:0] cs,ns;
always @(posedge clk or posedge rst)
begin
if (rst) cs <= s0;
 else cs<=ns;
end
always @(cs or a)
begin
                           always @(cs or a)
 case (cs)
                           begin
  s0: if (a) ns=s1;
                            case (cs)
     else ns=s0;
                             s0: y=0;
  s1: if (\sima) ns=s2;
                             s1: if (a) y=1;
                                else y=0;
     else ns=s0;
  s2: if (a) ns=s2;
                             s2: y=1;
                             default: y=0;
     else ns=s1;
                            endcase
  default: ns=s0;
                           end
 endcase
                           endmodule
end
```

//Moore State Machine