
4x1 Multiplexer

```
C:\Users\Talal\Desktop\mux4to1.v - Notepad++
                                                                                               X
<u>File Edit Search View Encoding Language Settings Tools Macro Run Plugins Window ?</u>
🔡 new 1 🔀 🗒 new 2 🗷 🗒 new 3 🗵 🗒 The Corporation.srt 🗷 🚆 VideoLectureTranscript.bt 🗵 🗒 Gradient.java 🗵 🛗 mux4to1.v 🔀 🗒 mux4to1.v 🔀
      module mux4to1(a, b, c, d, s, o);
      input a, b, c, d;
       input [1:0] s;
       output o;
       reg o;
  6
  8
      always @(a or b or c or d or s)
 10 ⊨ begin
 11 | case (s)
      2'b00 : o = a;
      2'b01 : o = b;
 13
 14
       2'b10 : o = c;
      default : o = d;
 16
      endcase
      end
 18
      endmodule
 19
Verilog file
                           length: 261 lines: 20
                                                Ln:20 Col:1 Sel:0|0
                                                                           Windows (CR LF) UTF-8
```



Attempting to run via simv

```
titan.ecs.csus.edu - PuTTY
                                                                                 П
                                                                                        X
Top Level Modules:
       mux4to1 tb
No TimeScale specified
Error-[URMI] Unresolved modules
mux4to1 tb.v, 6
"mux4to1 mux1( .a (a), .b (b), .c (c), .d (d), .s (s), .o (o));"

Module definition of above instance is not found in the design.
1 error
CPU time: .128 seconds to compile
[jawaidt@titan:24]> vcs +v2k mux4to1 tb.v
                           Chronologic VCS (TM)
            Version I-2014.03-2 -- Tue Oct 9 01:43:41 2018
                Copyright (c) 1991-2014 by Synopsys Inc.
                            ALL RIGHTS RESERVED
This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.
Warning: License for product VCSCompiler Net(723) will expire within 24 days, o
n: 01-nov-2018.
If you would like to temporarily disable this message, set the VCS_LIC_EXPIRE_WARNING environment variable to the number of days
before expiration that you want this message to start (the minimum is 0).
Parsing design file 'mux4to1 tb.v'
Top Level Modules:
       mux4to1 tb
No TimeScale specified
Error-[URMI] Unresolved modules
mux4to1_tb.v, 6
"mux4to\overline{1} mux1( .a (a), .b (b), .c (c), .d (d), .s (s), .o (o));"
  Module definition of above instance is not found in the design.
CPU time: .126 seconds to compile
[jawaidt@titan:25]>
```

Attempting to compile mux4to1 tb

4x1 Multiplexer test bench

```
C:\Users\Talal\Desktop\mux4to1_tb.v - Notepad++
                                                                                             X
<u>File Edit Search View Encoding Language Settings Tools Macro Run Plugins Window ?</u>
📑 new 1 🔀 🚔 new 2 🔀 🚔 new 3 🔀 🛗 The Corporation.srt 🔀 🚆 VideoLectureTranscript.bt. 🔀 🚔 Gradient.java 🔀 🚔 mux4to1.v 🗷 🛗 mux4to1.bt.v 🔀 🛗 fulladder.v 🔀
      module mux4to1_tb;
        reg a,b,c,d;
  3
         reg [1:0] s;
  4
         wire o;
  6
         mux4to1 tb mux1(.a(a),.b(b),.c(c),.d(d),s.(s),.o(o));
  8 🛱
         initial begin
            $display("Talal Jawaid");
             $display("Time s d o");
            $display("----");
            $monitor("%04d %b %b %b", $time, s, d, o);
 13
 14
         initial begin
 16
                  s = 2'b00; a=0; b=0; c=0; d=0; #10;
 18
                  s = 2'b01; a=0; b=0; c=0; d=1; #10;
                 s = 2'b10; a=0; b=0; c=1; d=0; #10;
 19
                s = 2'b11; a=0; b=0; c=1; d=1; #10;
                s = 2'b00; a=0; b=1; c=0; d=0; #10;
                 s = 2'b10; a=0; b=1; c=0; d=1; #10;
 23
         end
 24
      endmodule
Verilog file
                           length: 604 lines: 24
                                               Ln:24 Col:11 Sel:0|0
                                                                         Windows (CR LF) UTF-8
```

Full Adder, 8 bit ripple carry adder, test bench


```
C:\Users\Talal\School\CSC 137\Project1\fulladder.v - Notepad++
                                                                                               ×
<u>File Edit Search View Encoding Language Settings Tools Macro Run Plugins Window ?</u>
                                                                                                      Χ
📑 new 1 🔀 🚔 new 2 🔀 🛗 new 3 🔀 🛗 The Corporation.srt 🔀 🛗 VideoLectureTranscript.bt 🔀 🚔 Gradient.java 🔀 🛗 mux4to1 v 🗵 🛗 mux4to1_bb v 🔀 🛗 fulladder v 🔀
       timescale 1ns/1ps
      module fullAdder(a,b,cin,sum,cout)
          input a,b,cin;
           output sum,cout;
  6
           assign sum = a^b^cin;
  8
           assign cout = (a\&b) | (b\&cin) | (c\&a);
      endmodule
      module rippleAdder(a,b,cin,s,cout)
 13
           input [7:0] a,b;
 14
           input cin;
           output [7:0] s;
 16
           output cout;
           wire [7:1] c;
 18
 19
           fullAdder f1(a[0],b[0],cin,s[0],c[1]);
           fullAdder f2(a[1],b[1],cin,s[1],c[2]);
           fullAdder f3(a[2],b[2],cin,s[2],c[3]);
           fullAdder f4(a[3],b[3],cin,s[3],c[4]);
           fullAdder f5(a[4],b[4],cin,s[4],c[5]);
 24
           fullAdder f6(a[5],b[5],cin,s[5],c[6]);
           fullAdder f7(a[6],b[6],cin,s[6],c[7]);
 26
           fullAdder f8(a[7],b[7],cin,s[7],cout);
 27
      endmodule
 29
      module rippleAdder tb;
          reg [7:0] a,b;
           reg cin;
 34
           wire [7:0] s;
           wire cout;
 36
           fullAdder uut(.a(a),.b(b),.cin(cin),.sum(sum),.cout(cout));
 38
 39 ₽
           initial begin
 40
            $display("Talal Jawaid");
 41
          end
 42
           initial begin
 43 ⊟
 44
           a = 7'b0;
 45
 46
           b = 7'b0;
 47
           cin = 7'b0;
 48
 49
           #10;
           a = 7'b0;
 54
           b = 7'b0;
 56
            cin = 7'b0;
           #10;
                           length: 1,690 lines: 139
                                                Ln:29 Col:1 Sel:0|0
                                                                           Windows (CR LF)
                                                                                                   IN
Verilog file
```

```
C:\Users\Talal\School\CSC 137\Project1\fulladder.v - Notepad++
                                                                                                             Eile Edit Search View Encoding Language Settings Tools Macro Run Plugins Window ?
                                                                                                                    Х
📑 new 1 🗵 📑 new 2 🗵 📑 new 3 🗵 📑 The Corporation.srt 🗵 📑 VideoLectureTranscript.bt 🗵 📑 Gradient.java 🗵 📑 mux4to1.v 🗵 📑 mux4to1_tbv 🗵 📑 fulladder.v 🗵
 57
58
            #10;
 59
            a = 7'b100010;
 60
 61
  62
             b = 7'b0;
 63
 64
              cin = 7'b0;
                  #10;
 65
 66
 67
            a = 7'b110;
 68
             b = 7'b0;
 69
              cin = 7'b0;
                  #10;
 74
            a = 7'b101111;
 76
             b = 7'b0;
 78
              cin = 7'b0;
                 #10;
  79
 80
            a = 7'b110;
 82
             b = 7'b0;
 84
              cin = 7'b0;
 86
                       #10;
 87
            a = 7'b0;
 89
 90
             b = 7'b0;
 91
              cin = 7'b11011;
  93
                       #10;
 94
 95
            a = 7'b1101;
 96
  97
             b = 7'b0;
 98
              cin = 7'b0;
 99
                       #10;
             a = 7'b0;
104
              b = 7'b0;
              cin = 7'b0;
                       #10;
             a = 7'b11110;
109
              b = 7'b0;
              cin = 7'b0;
                       #10;
114
                                                                                      Windows (CR LF) UTF-8
                               length: 1,690 lines: 139
                                                      Ln:29 Col:1 Sel:0|0
Verilog file
                                                                                                                 IN
```

```
C:\Users\Talal\School\CSC 137\Project1\fulladder.v - Notepad++
                                                                                                             Eile Edit Search View Encoding Language Settings Tools Macro Run Plugins Window ?
                                                                                                                     Χ
📑 new 1 🔀 📑 new 2 🔀 📑 new 3 🔀 🛗 The Corporation.srt 🔀 📑 VideoLectureTranscript.bt 🔀 📑 Gradient.java 🔀 🛗 mux4to1 v 🔀 🛗 mux4to1_b v 🔀 🛗 fulladder.v 🔀
 83
              b = 7'b0;
 84
              cin = 7'b0;
                       #10;
 86
  87
            a = 7'b0;
 89
             b = 7'b0;
 90
  91
              cin = 7'b11011;
 92
 93
                       #10;
 94
 95
            a = 7'b1101;
 96
 97
             b = 7'b0;
 99
              cin = 7'b0;
                       #10;
            a = 7'b0;
103
104
              b = 7'b0;
              cin = 7'b0;
106
                       #10;
109
            a = 7'b111110;
             b = 7'b0;
              cin = 7'b0;
114
                       #10;
             a = 7'b110;
116
              b = 7'b0;
119
              cin = 7'b0;
                       #10;
123
             a = 7'b101;
124
             b = 7'b1111;
126
              cin = 7'b0;
                       #10;
129
            a = 7'b101;
             b = 7'b10;
              cin = 7'b0;
134
                       #10;
136
        end
139
       endmodule
                                                                                      Windows (CR LF) UTF-8
Verilog file
                               length: 1,690 lines: 139
                                                       Ln:29 Col:1 Sel:0|0
                                                                                                                  IN
```

```
🗗 titan.ecs.csus.edu - PuTTY
                                                                                 X
Warning-[PCWM-W] Port connection width mismatch
fulladder.v, 37
"fullAdder uut( .a (a), .b (b), .cin (cin), .sum (sum), .cout (cout));"
The following 8-bit expression is connected to 1-bit port "b" of module
  "fullAdder", instance "uut".
  Expression: b
        use +lint=PCWM for more details
Starting vcs inline pass...
2 modules and 0 UDP read.
recompiling module rippleAdder because:
        Generated file (15f6 1) not found, or not incremental.
recompiling module rippleAdder tb because:
        Generated file (Zyh8_1) not found, or not incremental.
Both modules done.
Warning : License for product VCSCompiler Net(723) will expire within 24 days, o
n: 01-nov-2018.
If you would like to temporarily disable this message, set
the VCS_LIC_EXPIRE_WARNING environment variable to the number of days
before expiration that you want this message to start (the minimum is 0).
rm -f _csrc*.so linux_scvhdl_*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -m elf_i386 -shared -o .//../simv.daidir//_csrc1.so --whole-archive _vcsobj_1
1.a --no-whole-archive
ld -m elf i386 -shared -o .//../simv.daidir// csrc0.so 5NrI d.o 5NrIB d.o SIM l.
if [ -x ../simv ]; then chmod -x ../simv; fi
g++ -o ../simv -m32 -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl
-rpath='$ORIGIN'/simv.daidir//scsim.db.dir _csrc1.so _csrc0.so rmapats_mop.ormapats.ormar.o /titan/software/synopsys14/vcs/linux/lib/libzeroso
.o rmapats.o rmar.o
ft rt stubs.so /titan/software/synopsys14/vcs/linux/lib/libvirsim.so /titan/soft
ware/synopsys14/vcs/linux/lib/librterrorinf.so /titan/software/synopsys14/vcs/li
nux/lib/libsnpsmalloc.so /titan/software/synopsys14/vcs/linux/lib/libvcsnew.s
o /titan/software/synopsys14/vcs/linux/lib/libuclinative.so -Wl,-whole-archive
 /titan/software/synopsys14/vcs/linux/lib/libvcsucli.so -Wl,-no-whole-archive
        /titan/software/synopsys14/vcs/linux/lib/vcs save restore new.o /titan/so
ftware/synopsys14/vcs/linux/lib/ctype-stubs 32.a -ldl -lc -lm -lpthread -ldl
../simv up to date
CPU time: .241 seconds to compile + .176 seconds to elab + .403 seconds to link
[jawaidt@titan:37]>
```

Compiling fulladder.v



Attempting to run via simv

All files compiled, synthesized, and ran through Quartus and Vivado. Not sure why VCS and SIMV weren't working. Test benches did not correctly work in Quartus or Vivado.