
CPE 186 Computer Hardware Design

Intro to Reflected-Wave Switching

Incident-Wave Switching

Device Loads Distributed Along a Trace




Reflected-Wave Switching

High-Going Signal Reflects and Is Doubled Note that CLK is not a reflected-wave signal. **PCI CLK Cycle** 30ns (at 33MHz) <u>©</u> Tsu Tprop min Tval 11ns max


Reflected Wave Switching

Low-Going Signal Reflects and Is Doubled

Note that CLK is not a reflected-wave signal.



PCI Clock Waveform



PCI Clock and Reset Specifications


Symbol	Parameter	Min	Max	Units	
T _{cyc}	CLK Cycle Time	30	8	ns	
T _{high}	CLK High Time	11		ns	
T _{low}	CLK Low Time	11		ns	
-	CLK Slew Rate	1	4	V/ns	
-	RST# Slew Rate	50	-	mV/ns	

PCI Timing Parameters

Symbol	Parameter	Min	Max	Units	Notes
T _{val}	CLK to Signal Valid Delay - bused signals	2	11	ns	1, 2, 3
T _{val} (ptp)	CLK to Signal Valid Delay - point to point	2	12	ns	1, 2, 3
T _{on}	Float to Active Delay	2		ns	1, 7
T _{off}	Active to Float Delay		28	ns	1, 7
T _{su}	Input Setup Time to CLK - bused signals	7		ns	3, 4, 8
T _{su} (ptp)	Input Setup Time to CLK - point to point	10, 12		ns	3, 4
T _h	Input Hold Time from CLK	0		ns	4
T _{rst}	Reset active time after power stable	1		ms	5
T _{rst-clk}	Reset active time after CLK STABLE	100		μs	5
T _{rst-off}	Reset Active to Output Float delay		40	ns	5, 6,7
T _{rrsu}	REQ64# to RST# Setup time	10*T _{cyc}		ns	
T _{rrh}	RST# to REQ64# Hold time	0	50	ns	
T _{rhfa}	RST# High to First configuration Access	2 ²⁵		clocks	
T _{rhff}	RST# High to First FRAME# assertion	5		clocks	

33 MHz vs. 66 MHz PCI Timing

$$T_{cyc} \ge T_{val} + T_{prop} + T_{skew} + T_{su}$$



Clock Skew

Symbol	5V Signaling	3.3V Signaling	Units	
V _{test}	1.5	0.4 V _{CC}	V	
T _{skew}	2 (max)	2 (max)	ns	

