

LIBRARY IEEE;	LIBRARY IEEE;	LIBRARY IEEE;	Even Parity and Odd Parity
USE IEEE.STD_LOGIC_1164.ALL;	USE IEEE.STD_LOGIC_1164.ALL;	USE IEEE.STD_LOGIC_1164.ALL;	Examples
ENTITY myand IS	ENTITY myand_tb IS	ENTITY shiftreg IS	even
PORT ( A, B : IN STD_LOGIC;	END myand_tb;	PORT ( Din, clk, clr : IN STD_LOGIC;	ab_parity (f_even)
C:OUT STD LOGIC	ARCHITECTURE beh OF myand_tl		
	component myand	);	01_1
END myand;	PORT( A, B : IN STD_LOGIC;	END shiftreg;	10_1
ARCHITECTURE dataflow OF myand IS	C:OUT STD_LOGIC );	ARCHITECTURE beh OF shiftreg IS	11_0
BEGIN	end component;	signal W: std_logic_vector(3 downto 0);	f_even = a xor b
C <= A and B;	signal TA, TB : STD_LOGIC;	BEGIN	
END dataflow;	signal TC: STD_LOGIC;	process( clk, clr )	odd
LIBRARY IEEE;	BEGIN	begin	ab_parity (f_odd)
USE IEEE.STD_LOGIC_1164.ALL;	uut: myand port map (	if $(clr = '1')$ then	00_1
ENTITY fa IS	$A \Rightarrow TA, B \Rightarrow TB,$	W <= "0000";	01_0
PORT ( A, B, Cin : IN STD_LOGIC;	C => TC );	elsif (rising_edge (clk)) then	10_0
Cout, S : OUT STD_LOGIC	Process	$W(3) \leq Din;$	11_1
);	Begin	$W(2) \le W(3);$	$f_{\text{odd}} = \text{not} (a \text{ xor b});$
END fa;	TA <='0'; TB<='0';	$W(1) \le W(2);$	ADD/SUBTRACT Modulo 2 uses XOR
ARCHITECTURE dataflow OF fa IS	Wait for 10 ns;	$W(0) \le W(1);$	$0 \pm 0 = 0;$
signal M: std_logic;	TA <='0'; TB<='1';	end if;	$0 \pm 0 = 0$ , $0 \pm 1 = 1$ ;
BEGIN	Wait for 10 ns;	end process;	$0 \pm 1 - 1;$ $1 \pm 0 = 1;$
$M \le A \text{ xor } B;$	TA <='1'; TB<='0'; Wait for 10 ns;	Q <= W;	$1 \pm 0 - 1,$ $1 \pm 1 = 0$
$S \le M$ xor Cin;	•	END beh; LIBRARY IEEE;	MULTIPLICATION
Cout <= ( M and Cin ) or ( A and B );	TA <= 1; TB<= 1; Wait for 10 ns;	USE IEEE.STD_LOGIC_1164.ALL;	1011
END dataflow;	Wait;	ENTITY mux IS	x 0 1 0 1
LIBRARY IEEE;	End process;	PORT( A, B,C,D : IN STD LOGIC;	1011
LIBRARY IEEE; USE IEEE.STD_LOGIC_1164.ALL;	END beh;	SEL: IN STD_LOGIC_VECTOR(1 do	
ENTITY rca4 IS	Library ieee;	DOUT : OUT STD_LOGIC	1011
	Use ieee.std_logic_1164.all;	);	0 0 0 0
	Entity dff is	END mux;	0 1 0 0 1 1 1
	Port ( d, clk: in std_logic;	ARCHITECTURE design OF mux IS	
S: out std_logic_vector(3 downto 0));	q: out std_logic );	BEGIN	DIVISION
END rca4;	End dff;	DOUT <= A WHEN SEL = "00" ELSE	<u>10001</u> rem. 101
	Architecture beh of dff is	B WHEN SEL = "01" ELSE	10011 100100110
component fulladder	begin	C WHEN SEL = "10" ELSE	1 0 0 1 1
PORT (A, B, Cin : IN STD_LOGIC;	process( clk )	D;	10110
Cout, S: OUT STD_LOGIC	begin	END design;	10011
);	if (rising_edge (clk) ) then	library ieee;	1 0 1
end component;		ase ieee.std_logic_1164.all;	
signal CR: STD_LOGIC_VECTOR(3 downto 0);		package MY_PACK is	<u>1</u> rem. 1 0 1 0
BEGIN	end process;	function PARITY (X : std_logic_vector)	1 1 0 0 1   1 0 0 1 1
U0: fulladder port map ( $A \Rightarrow A(0)$ , $B \Rightarrow B(0)$ ,	End beh;	return std_logic;	1 1 0 0 1
Cin => Cin,	LIBRARY IEEE;	end MY_PACK;	1 0 1 0
Cout => CR(0), S => S(0)	USE IEEE.STD_LOGIC_1164.ALL;	package body MY_PACK is	
),	ENTITY dff_tb IS	function PARITY (X : std_logic_vector)	1 rem.1 0 1 0
01. Tulladdel port map (11 -> 11(1), b -> b(1),	END dff_tb;	return std_logic is	1 0 0 1 1 1 1 0 0 1
	ARCHITECTURE beh OF dff_tb IS	variable TMP : std_logic;	10011
Cout => CR(1), S => S(1)	component dif	begin	1010
),	PORT (	TMP:= '0';	р1
U2: fulladder port map ( $A \Rightarrow A(2), B \Rightarrow B(2),$	d, clk : IN STD_LOGIC; q : OUT STD_LOGIC	TMP := X(0);	1 d <sub>2</sub> 3 5
$Cin \Rightarrow CR(1),$	q:00131D_LOGIC );	ioi ) iii X range 100p	1 d <sub>4</sub> d <sub>2</sub>
Cout => CR(2), S => S(2)	end component;	for J in 1 to X'high loop	d <sub>3</sub> p <sub>3</sub> 2 4
);	signal d, clk, q : STD_LOGIC;	IMP := IMP  xor  X(J);	Bit position of the data and parity bits
	BEGIN	end loop; works for any size X return TMP;	ter Example: Receiver Example:
	uut: dff port map ( d => d,	and DADITV. Original di	ta: 0001 Group 1
		end MY_PACK;	Code: 0000111 have easy pully ores.  Eve I flag if a group has vess party error.
); END structural;	Process	library ieee;	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	Begin	use ieee.std_logic_1164.all;	The flag value absence or the flag value abs
Unsigned 8x4-bit Multiplier	clk <= '0'; Wait for 10 ns;		ry IEEE;
module multiplier(A, B, RES); input [7:0] A;	Clk <= '1'; Wait for 10 ns;		EEE.STD_LOGIC_1164.ALL;
input [7:0] A; input [3:0] B;	End process;		y hamming is
output [11:0] RES;	Process		t ( hamdin: in std_logic_vector(3 downto 0);
assign RES = A * B;	Begin		hamout: out std_logic_vector(7 downto 1) );
endmodule	d <='0'; Wait for 8 ns;	pb, pw: out std_logic);	hamming;
		end PAR;	itecture Behavioral of hamming is
	d <='0'; Wait for 8 ns;		al p: std_logic_vector(4 downto 1);
	Wait;	architecture ARCH1 of PAR is	
	End process;	III : :	<= hamdin(3) xor hamdin(1) xor hamdin(0);
		1	<= hamdin(3) xor hamdin(2) xor hamdin(0);
	ll l	1	<= hamdin(3) xor hamdin(2) xor hamdin(1);
	Ц		nout <= p(1) & p(2) & hamdin(3) & p(4) & ham
			2) & hamdin(1) & hamdin(0);
		end .	Behavioral;



```
LIBRARY IEEE; --LFSR
                                                                 library ieee; --Clock division
                                                                                                                   library ieee; --pos edg dff
                                                                                                                                                  library ieee; --n.edg dff asy rst
                                                                                                                                                  use ieee.std_logic_1164.all;
USE IEEE.STD_LOGIC_1164.ALL;
                                                                use ieee.std_logic_1164.all;
                                                                                                                   use ieee.std_logic_1164.all;
ENTITY lfsr IS
                                                                use ieee.std_logic_unsigned.all;
                                                                                                                   entity flop is
                                                                                                                                                  entity flop is
                                                                 use ieee.std_logic_arith.all;
PORT ( reset, clk: IN STD LOGIC:
                                                                                                                   port( CLK, D : in std_logic;
                                                                                                                                                  port( C, D, CLR: in std_logic;
         Q:OUT STD_LOGIC_VECTOR(4 downto 1)
                                                                                                                         Q: out std_logic
                                                                                                                                                       Q : out std_logic
                                                                entity display_counter_vhd is
END lfsr;
                                                                Port( clk: in std_logic;
                                                                                                                    end flop;
                                                                                                                                                  end flop;
ARCHITECTURE beh OF lfsr IS
                                                                      load: in std_logic;
                                                                                                                   architecture archi of flop is
                                                                                                                                                 architecture archi of flop is
                                                                      updown: in std_logic;
signal W: std_logic_vector(4 downto 1);
                                                                                                                                                  begin
                                                                                                                    oegin
BEGIN
                                                                      din: in std_logic_vector (3 downto 0);
                                                                                                                    process (CLK)
                                                                                                                                                  process (C, CLR)
                                                                      cntout: out std_logic_vector (3 downto 0);
  process( clk, reset )
                                                                                                                    egin
                                                                                                                                                  begin
                                                                      led: out std_logic_vector (3 downto 0);
                                                                                                                                                 if (CLR = '1')then
  begin
                                                                                                                    f (rising_edge(CLK)) then
    if (reset='1') then
                                                                      clkout: out std_logic
                                                                                                                     Q \leq D;
                                                                                                                                                   Q \le '0';
       W \le (1 = >'1', others = >'0');
                                                                     );
                                                                                                                    end if:
                                                                                                                                                  elsif (falling_edge(CLK))
     elsif (rising_edge (clk)) then
                                                                end display_counter_vhd;
                                                                                                                    end process;
                                                                                                                                                 then
                                                                architecture behavioral of display_counter_vhd is
       W \le W(3 \text{ downto } 2) \& (W(1) \text{ xor } W(4)) \& W(4);
                                                                                                                   end archi;
                                                                                                                                                   Q \leq D;
                                                                                                                   ibrary ieee; --p.edg sync set
                                                                signal cnt_div: std_logic_vector (9 downto 0);
    end if:
                                                                                                                                                 end if;
                                                                signal cnt: std_logic_vector (3 downto 0);
                                                                                                                    ise ieee.std_logic_1164.all;
  end process;
                                                                                                                                                 end process;
  Q \le W;
                                                                signal clk2: std_logic;
                                                                                                                    entity flop is
                                                                                                                                                 end archi;
                                                                                                                    oort( C, D, S : in std_logic;
END beh;
                                                                begin
                                                                                                                                                      library ieee; --latch
                                                                 process(clk)
                                                                                                                        Q: out std_logic);
LIBRARY IEEE; --lfsr tb
                                                                                                                                                       use ieee.std_logic_1164.all;
                                                                                                                   end flop;
                                                                begin
                                                                                                                                                       entity latch is
USE IEEE.STD_LOGIC_1164.ALL;
                                                                if rising_edge (clk) then
                                                                                                                   architecture archi of flop is
                                                                                                                                                       port( G, D : in std_logic;
ENTITY lfsr_tb is
                                                                 if(cnt_div = 999) then --(N-1), here N=1000
                                                                                                                   oegin
                                                                                                                                                            Q: out std_logic
End lfsr_tb;
                                                                  cnt_div <= (others => '0');
                                                                                                                    process (C)
ARCHITECTURE beh OF lfsr_tb IS
                                                                  clk2 <= '1';
                                                                                                                                                       end latch;
                                                                                                                    egin
Component lfsr
                                                                 elsif (cnt_div < 499) then --(N/2 - 1)
                                                                                                                     if (C'event and C='1') then
                                                                                                                                                       architecture archi of latch is
PORT ( reset, clk: IN STD_LOGIC;
                                                                  cnt div \le cnt div + 1;
                                                                                                                       if (S='1') then
         Q: OUT STD_LOGIC_VECTOR(4 downto 1)
                                                                  clk2 <= '1';
                                                                                                                          Q <= '1';
                                                                                                                                                       process (G, D)
                                                                                                                       else
       );
                                                                                                                                                       begin
                                                                  cnt_div <= cnt_div + 1;
                                                                                                                          Q \leq D;
                                                                                                                                                        if (G='1') then
END Component;
                                                                  clk2 <= '0';
                                                                                                                       end if:
                                                                                                                                                           Q \leq D;
signal reset, clk: std_logic;
                                                                 end if:
                                                                                                                     end if:
                                                                                                                                                        end if;
signal Q: std_logic_vector(4 downto 1);
                                                                end if;
                                                                                                                    nd process;
                                                                                                                                                       end process;
BEGIN
                                                                end process;
                                                                                                                    nd archi;
                                                                                                                                                       end archi;
uut: lfsr port map( reset=>reset, clk=>clk, Q=>Q );
                                                                process (clk2, load, updown)
                                                                                                                   library ieee; --4b p.edg clk, asy set, clk en
  Process
                                                                 -process active on event of clk2,load, or updown
                                                                                                                    use ieee.std_logic_1164.all;
  Begin
                                                                                                                    entity flop is
                                                                  if(load = '1') then
     Clk <= '0';
                                                                                                                    port( C, CE, PRE : in std_logic;
                                                                     cnt <= din;
     Wait for 10 ns;
                                                                                                                         D: in std_logic_vector(3 downto 0);
                                                                  elsif rising_edge (clk2) then
     Clk <= '1';
                                                                                                                         Q: out std_logic_vector (3 downto 0)
                                                                     if(updown = '1') then
     Wait for 10 ns;
                                                                                                                        );
                                                                       cnt \le cnt + 1;
  End process;
                                                                                                                    end flop;
                                                                     else
                                                                                                                    architecture archi of flop is
  Process
                                                                       cnt <= cnt - 1;
                                                                                                                    begin
  Begin
                                                                     end if;
                                                                                                                    process (C, PRE)
     reset <='1';
                                                                  end if:
                                                                                                                    begin
                                                                end process;
     Wait for 6 ns;
                                                                                                                     if (PRE='1') then
     reset <='0';
                                                                                                                        Q <= "1111";
                                                                cnt_out <= cnt; --output count
     Wait for 40 ns;
                                                                                                                      elsif (C'event and C='1')then
                                                                clkout <= clk2; --output clk
     Wait;
                                                                                                                        if (CE='1') then
                                                                led <= cnt; --led output value
  End process;
                                                                                                                          Q \leq D;
                                                                 end behavioral;
                                                                                                                        end if;
END beh;
                                                                library ieee:
                                                                                                                      end if;
                                                                use ieee.std_logic_1164.all;
                                                                                                                    end process;
                                                                entity mytt is
                                                                                                                      d archi;
                                                                port( A, B: in std_logic_vector(5 downto 0);
                                                                      Y: out std_logic_vector(11 downto 0));
                                                                                                                       library ieee; --tristate
                                                                end mytt;
                                                                                                                       use ieee.std_logic_1164.all;
                                                                architecture arch_tt of mytt is
                                                                                                                       entity three_st is
                                                                constant C: std_logic_vector(2 downto 0) := "100";
                                                                                                                       port( T, I : in std_logic;
                                                                begin
                                                                                                                             O: out std_logic
                                                                process(A,B)
                                                                                                                           );
                      (1). Draw ASM Chart
                                                                 oegin
                                                                                                                       end three_st;
                                          reset
                                                                  Y(2 \text{ downto } 0) \le A(2 \text{ downto } 0);
                                                                                                                       architecture archi of three_st is
                                          S0
                                                                  Y(3) \le A(3) and B(3);
                                                                                                                       begin
                                                                  Y(5 \text{ downto } 4) \le (A(5) \text{ and } B(5)) & (A(4) \text{ or } B(4)); \text{ process } (I, T)
                                                                  Y(8 downto 6) <= B(2 downto 0);
                                                                                                                       begin
                                                                  Y(11 \text{ downto } 9) \le C;
                                                                                                                        if (T='0') then
                                                                end process;
                                                                                                                           O \le I:
                                          S1
                                                                                                                                        Tri-State Buffer
                                                                                                                                                         c a f
                                                                end arch_tt;
                                                                                                                         else
                                                                                                                                                         0 0 <u>Z</u>
                                                                                                                           O \le 'Z';
                                                                                                                                                         0 1 Z
                                                                                                                         end if;
           S1 S0 S1
      SO
                             SO
                                                                                                                                                        1 0 0
                                                                                                                        end process;
   S0 S1
             SO
                  S1
                        SO
                                                                                                                                                        1 1 1
                                                                                                                        end archi;
```

```
library ieee; --4b up/down counter, asy. reset library ieee; -- 8b Sft-L Reg, Pedg Clk, Asy Clr, S I/O
                                                                                                                                         library ieee;
                                                                                            library ieee; --decoder
use ieee.std_logic_1164.all;
                                               use ieee.std_logic_1164.all;
                                                                                                                                          use ieee.std_logic_1164.all;
                                                                                            use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
                                               entity shift is
                                                                                                                                          entity my_block is
                                                                                            entity dec is
use ieee.std_logic_arith.all;
                                               port(C, SI, CLR: in std logic;
                                                                                                                                          port(I1: in std logic; I2: in std logic;
                                                                                            port (
entity counter is
                                                    SO: out std_logic
                                                                                                                                               O: out std_logic);
port(C, CLR, UP_DOWN: in std_logic;
                                                                                                 sel in std_logic_vector (2 downto 0); end my_block;
                                                                                                 res out std_logic_vector (7 downto 0) architecture arch1 of my_block is
      Q: out std_logic_vector(3 downto 0)
                                               end shift:
     );
                                               architecture archi of shift is
                                                                                            end dec
end counter;
                                               signal tmp: std_logic_vector(7 downto 0);
                                                                                                                                          end arch1;
                                                                                            architecture archi of dec is
architecture archi of counter is
                                               begin
signal tmp: std_logic_vector(3 downto 0);
                                               process (C, CLR)
                                                                                            begin
                                                                                                                                         library ieee;
                                                                                                                                         use ieee.std_logic_1164.all;
                                                                                              res <= "00000001" when sel = "000"
begin
                                               begin
                                                                                              else "0000010" when sel = "001"
process (C, CLR)
                                                 if (CLR='1') then
                                                                                                                                          entity top is
                                                                                              else "00000100" when sel = "010"
                                                   tmp \le (others => '0');
                                                                                                                                          port( DI_1, DI_2, DI_3, DI_4 : in std_logic;
begin
                                                                                              else "00001000" when sel = "011"
 if (CLR='1') then
                                                  elsif (C'event and C='1') then
                                                                                                                                               DOUT1, DOUT2: out std_logic
                                                                                              else "00010000" when sel = "100"
                                                   tmp \le tmp(6 downto 0) & SI;
    tmp \le "0000";
                                                                                              else "00100000" when sel = "101"
  elsif (C'event and C='1') then
                                                 end if:
                                                                                                                                          end top;
                                                                                              else "01000000" when sel = "110"
    if (UP_DOWN='1') then
                                                                                                                                          architecture top_arch of top is
                                               end process;
                                                                                              else "10000000";
       tmp \le tmp + 1;
                                               SO \le tmp(7);
                                                                                                                                          component my_block
                                               end archi;
                                                                                             nd arch
                                                                                                                                          port ( I1 : in std_logic; I2 : in std_logic;
                                               ibrary ieee; --8b Sft L Reg, PEdg Clk, Asy | Load, S I/O
                                                                                                                                               O: out std_logic
      tmp \le tmp - 1;
                                               ise ieee.std_logic_1164.all;
                                                                                           library ieee; --decoder
    end if;
                                                                                           use ieee.std_logic_1164.all;
  end if;
                                               entity shift is
                                                                                                                                          end component;
                                                                                            entity dec is
end process;
                                               port( C, SI, ALOAD : in std_logic;
                                                                                                                                          begin
                                                                                           port (
Q <= tmp;
                                                    D: in std_logic_vector(7 downto 0);
                                                                                                                                          inst1: my_block port map ( I1=>DI_1,
                                                                                                 sel: in s d_logic_vector (2 downto 0);
                                                    SO: out std_logic
                                                                                                                                                        I2=>DI_2, O=>DOUT1
end archi;
                                                                                                 res: out std_logic_vector (7 downto 0)
library ieee; --8b Sft L Reg, P.Edg Clk, S.i/O
                                               end shift;
                                                                                                );
                                                                                                                                          Inst2: my_block port map ( DI_3, DI_4,
use ieee.std_logic_1164.all;
                                               architecture archi of shift is
                                                                                            end dec;
                                                                                                                                         DOUT2);
use ieee.std_logic_unsigned.all;
                                                                                            architecture archi of dec is
                                               signal tmp: std_logic_vector(7 downto 0);
                                                                                                                                          end top;
use ieee.std_logic_arith.all;
                                                                                            begin
                                               oegin
entity shift is
                                               process (C, ALOAD, D)
                                                                                            with sel selec
port( C, SI : in std_logic;
                                                                                             res <= "00000001" when "000",
                                               oegin
     SO: out std_logic
                                                                                                     "00000010" when "001",
                                                if (ALOAD='1') then
    );
                                                                                                     "00000100" when "010",
                                                   tmp \le D;
end shift;
                                                                                                     "00001000" when "011",
                                                 elsif (C'event and C='1') then
architecture archi of shift is
                                                                                                     "00010000" when "100",
                                                   tmp <= tmp(6 downto 0) & SI;
signal tmp: std_logic_vector(7 downto 0);
                                                                                                     "001<mark>00000" when "101",</mark>
                                                 end if;
begin
                                                                                                     "01000000" when "110"
                                               end process;
                                                                                                                                        brary ieee; --priority encoder
process (C)
                                                                                                     "10000000" when others;
                                                                                                                                         se ieee.std_logic_1164.all;
                                               SO \le tmp(7);
begin
                                                                                            end archi:
                                               end archi;
                                                                                                                                        entity priority is
 if (C'event and C='1') then
                                               library ieee; --4-1 mux if statement
                                                                                            library ieee;
                                                                                                                                        port ( sel : in std_logic_vector (7 downto 0);
    for i in 0 to 6 loop
                                                                                            use ieee.std_logic_1164.all;
                                                use ieee.std_logic_1164.all;
                                                                                                                                              code :out std_logic_vector (2 downto 0)
       tmp(i+1) \le tmp(i);
                                               entity mux is
                                                                                            entity mux is
    end loop;
                                               port ( a, b, c, d : in std_logic;
                                                                                            port ( a, b, c, d : in std_logic;
                                                                                                                                        end priority;
    tmp(0) \le SI;
                                                      s: in std_logic_vector (1 downto 0);
                                                                                                  s: in std_logic_vector (1 downto 0);
                                                                                                                                        architecture archi of priority is
  end if;
                                                     o: out std logic);
                                                                                                  o: out std logic
                                                                                                                                         oegin
end process;
                                                end mux:
                                                                                                );
SO \le tmp(7);
                                                                                                                                        code <= "000" when sel(0) = '1' else
                                               architecture archi of mux is
                                                                                            end mux:
                                                                                                                                                 "001" when sel(1) = '1' else
end archi;
                                                                                            architecture archi of mux is
                                                                                                                                                 "010" when sel(2) = '1' else
library ieee; --unsigned 8b adder/subtractor
                                                process (a, b, c, d, s)
                                                                                            begin
                                                                                                                                                 "011" when sel(3) = '1' else
use ieee.std_l ogic_1164.all;
                                                                                            process (a, b, c, d, s)
                                                 egin
                                                                                                                                                "100" when sel(4) = '1' else
use ieee.std_logic_unsigned.all;
                                                 if (s = "00") then
                                                                                            begin
                                                                                                                                                "101" when sel(5) = '1' else
use ieee.std_logic_arith.all;
                                                    o <= a:
                                                                                             case s is
                                                                                                                                                 "110" when sel(6) = '1' else
entity addsub is
                                                  elsif (s = "01") then
                                                                                                when "00" => o <= a;
                                                                                                                                                 "111" when sel(7) = '1' else
port(A, B: in std_logic_vector(7 downto 0);
                                                                                                when "01" => o <= b;
                                                    o \le b;
                                                                                                                                                 "000";
     OPER: in std_logic;
                                                  elsif (s = "10") then
                                                                                                when "10" => o <= c;
                                                                                                                                        end archi;
     RES: out std_logic_vector(7 downto 0))
                                                                                                when others => o <= d;
                                                    0 \le c:
                                                                                                                                  library ieee;
end addsub:
                                                                                              end case;
                                                  else
                                                                                                                                  use ieee.std_logic_1164.all;
architecture archi of addsub is
                                                                                            end process;
                                                   o \le d:
                                                                                                                                  use ieee.std_logic_arith.all;
begin
                                                                                            end archi;
                                                  end if;
                                                                                                                                  use ieee.std_logic_unsigned.all;
 RES \leq A + B when OPER='0'
                                                 nd process;
                                                                                                                                  entity adder is
 else A - B;
                                                nd archi;
                                                                                                                                  port( A, B : in std_logic_vector(7 downto 0);
end archi;
                                                     library ieee; --comparator
                                                                                                                                        SUM: out std_logic_vector(7 downto 0);
library ieee; --Concatenation
                                                     use ieee.std_logic_1164.all;
                                                                                                                                        CO: out std_logic);
use ieee.std_logic_1164.all;
                                                     use ieee.std_logic_unsigned.all;
                                                                                                                                  end adder;
entity mytt2 is
                                                     entity compar is
                                                                                                                                  architecture archi of adder is
port( A, B: in std_logic_vector(2 downto 0);
                                                     port( A, B : in std_logic_vector(7 downto 0);
                                                                                                                                  signal tmp: std_logic_vector(8 downto 0);
Y: out std_logic_vector(14 downto 0));
                                                           CMP : out std_logic
end mytt2;
                                                                                                                                   tmp <= conv_std_logic_vector((conv_integer(A) +</pre>
architecture arch_tt of mytt2 is
                                                     end compar;
                                                                                                                                                                   conv_integer(B)),9);
constant C: std_logic_vector(2 downto 0) := "100";
                                                     architecture archi of compar is
                                                                                                                                   SUM <= tmp(7 downto 0);
                                                                                                                                   CO \leq tmp(8);
Y \le A \& B \& C \& C \& "110";
                                                       CMP \le 1' when A >= B else '0';
                                                                                                                                  end archi;
end arch_tt;
                                                      end archi:
                                                                                                                                   - Or: Res <= ("0" & A) + ("0" & B);
```



## Metastability

- The output of an edge-triggered flipflop has two valid states: high and low. To ensure reliable operation, designs must meet the timing req. The input to the flipflop must be stable for a min time before the clock edge (register setup time or  $t_{\rm SU}$ ) and a min time after the clock edge (register hold time or  $t_{\rm H}$ ). Specific values for  $t_{\rm SU}$  and  $t_{\rm H}$  are provided in each device family data sheet.
- In non-synchronous systems, if the asynch. input signals violate a flipflop's timing requirements, the output of the flipflop can become metastable. Metastable outputs oscillate/hover between high and low states for some time = system failure. Therefore, you must analyze the metastability characteristics of a device to determine the reliability of a non-synchronous design. In synchronous systems, the input signals always meet the flipflop's timing requirements; therefore, metastability does not occur.
- Violating a flipflop's setup or hold time can cause its output to become metastable. When a flipflop is in a metastable ("in between") state, the output hovers at a voltage level between high and low, causing the output transition to be delayed beyond the specified clock-to-output delay ( $t_{\rm CO}$ ). The additional time beyond  $t_{\rm CO}$  that a metastable output takes to resolve to a stable state is called the settling time ( $t_{\rm MET}$ ). Not every transition that violates the setup or hold times results in a metastable output. Generally, flipflops will quickly return to a stable state
- When a flipflop's data input complies with minimum setup  $(t_{sU})$  and hold  $(t_{H})$  times, the output passes from one stable state to another (i.e., from high to low or low to high) without an additional delay.
- However, when a flipflop's data input violates the setup or hold time, the flipflop is marginally triggered, and the output may not immediately resolve to either of the two stable states within the specified time. This marginal triggering can cause the output to glitch or to remain temporarily at a metastable state between the high and low logic levels, taking longer to return to a stable state. Either condition increases the delay from the clock transition to a stable output.  $e^{(C2\,{\rm x\,IMET})}$

$$MTBF = \frac{C}{C_1 \times f_{CLOCK} \times f_{DATA}}$$

The  $f_{CLOCK}$  parameter refers to the system clock frequency while the  $f_{DATA}$  parameter refers to the data transfer frequency. The  $t_{MET}$  parameter is the additional time allowed by the system for the flipflop to settle to a stable state. The constants C1 and C2 vary according to the process technology used to manufacture the device.

The constants C1 and C2 are determined by plotting the natural log of MTBF versus tMET and performing a linear regression analysis on the data. The y- intercept and slope of the resulting line determine the values of C1 and C2. The formulas for the constants C1 and C2 are shown below

$$C2 = \frac{\Delta ln(MTBF)}{\Delta t_{MET}} \quad , \quad C1 = \frac{e^{(C2 \times tMET)}}{MTFB \times f_{CLOCK} \times f_{DATA}}$$


[Given settling time ( $t_{\rm MET}$ ).] The  $t_{\rm MET}$  delay is the additional time required for the flipflop to resolve to a legal state, i.e. the difference between the minimum system clock period and the actual clock period. You can also use the metastability equation to determine the  $t_{\rm MET}$  delay required for a given MTBF value.


$$= \frac{\ln(\text{MTBF x f}_{\text{CLOCK}} \text{ x f}_{\text{DATA}} \text{ x C1})}{\text{ET}}$$

Reduce metastability in a system.:If an asynchronous signal is fed to several flipflops, the probability that a metastable event increaseses. Avoid metastability by using output of the synchronizing flipflop throughout the system rather than asynchr. signal.

Avoid the negative effects of metastability by adding the  $t_{\rm MET}$  calculated for a specific MTBF to the worst-case timing delay calculations, giving the output of the synchronizing flipflops time to settle. Faster devices provide faster  $t_{\rm CO}$  and  $t_{\rm SU}$  times, which provide additional time for the  $t_{\rm MET}$  delay without sacrificing overall system speed.

Metastability only affects flipflops used to synchronize data from asynch. systems. Good metastability characteristics: add a small  $t_{\rm MET}$  delay to the  $t_{\rm CO}$  delay to achieve a high MTBF value





- When input to a logic gate is changed, the output will not change immediately.
- The switching elements within a gate take a finite time to react to a change (transition) in input.
- Such delay is called the propagation delay of the logic gate (t<sub>p</sub>)
- The propagation delay for a 0 to 1 output change  $(t_{\rm pLH})$  may be different than the delay for a 1 to 0 change  $(t_{\rm pHI})$ .
- gate delay: ∆ time at inp to cause change at outp
   min delay: typical/nominal delay max delay for both worst case and best case
- rise time: time for output to transition from low to high voltage
- fall time: time for output to transition from high to low voltage
- pulse width: time that an output stays high or stays low between changes

## Effect of gate delays


- The analysis of combinational circuits ignoring delays can predict only the steady-state behavior of a circuits. That is they predict a circuit's output as a function of its inputs under the assumption that the inputs have been stable for a long time, relative to the delays into the circuit's electronics.
- A circuit's output may produce a short pulse (often called a glitch) at a time when steady state analysis predicts that the output should not change.
- A Race condition is when a device's output depends on 2(+) nearly simultaneous events to occur, and where which signal arrives first will change the output of the circuit.

## Glitch/Hazard

- A glitch is an unwanted pulse at the output of a combinational logic network – a momentary change in an output that should not have changed.
- A circuit with the potential for a glitch is a hazard.
   A circuit with hazard may or may not have a glitch depending on input patterns and the electric characteristics of the circuit.
- Hazards are potential unwanted transients that occur in the output when different paths from input to output have different propagation delays.
- The fundamental strategy for eliminating an hazard is to add redundant prime implicants (extra prime implicants won't change F, but can cause F to be asserted independently of the change to the input that cause the hazard).
- A properly designed two level AND-OR circuit based on a SoP expression has no static 0-hazards. A static 0-hazard would exist only if both a variable and its complement were connected to the same AND gate, which would be a nonsense (A\*A\*X=0) A properly designed two level OR-AND circuit
- A properly designed two level OR-AND circuit of a Product Of Sums expression has no static 1-hazards. A static 1-hazard would exist only if both a variable and its complement were connected to the same OR gate, which would be a nonsense (A+A'+X=1)

## Dynamic Hazard

- If there are 3+ paths from an input or its complement to the output, the circuit has the potential for a dynamic hazard.
- 3+ paths only in a multi-level networks.
- If you need a hazard free network, it is best to use a 2-level network and use the techniques shown earlier to eliminate the static hazards.




The output undergoes


transition when it

a momentary





# Removing the static hazard



The circuit has 4 potential sources of hazards that must be removed



## Complex Programmable Logic Device Field-Programmable Device (FPD)

 refers to any type of integrated circuit used for implementing digital hardware, where the chip can be configured by the end user to realize different designs.

Programmable Logic Devices (PLDs) Programmable Logic Array (PLA)

A relatively small FPD

Contain two levels of logic

an AND-plane and an OR-plane, both planes are programmable

Programmable Array Logic (PAL)

PLAs were introduced in the early 1970s by
 Philips, their main drawbacks were:

Expensive to manufacture

Somewhat poor speed-performance.

Due to the two levels of configurable logic

 To overcome these weaknesses, Programmable Array Logic (PAL) devices were developed.

 Relatively small FPD that has a programmable AND-plane followed by a fixed OR-plane

Complex Programmable Logic Devices (CPLDs)

 More Complex PLD that consists of an arrangement of multiple SPLD-like blocks on a single chip.

#### Antifuses

Originally open-circuits and take on low resistance only when programmed.

Functionality of the following programmable components available on Xilinx FPGA:

- CLBs: configurable logic blocks which implement gates and flipflops
- IOBs: input/output blocks which provide offchip connectivity
- BlockRAM: onchip static RAM storage
- Multiplier: hardwired multiplier cell
- DCM: digital clock manager for clock generation and distribution

What is the functionality of a dedicated recursive 'fish-bone' network used inside Xilinx FPGA?

It is used to ensure that clock arrives every D
Flip-flop at the same time.

## Spartan

5 programmable elements in regular networks 1. CLB - (configurable logic block) implements gates and flip flops

- 4 'Slices' per CLB, can work as logic (gates + flip-flop), distributed RAM, or shift reg
- 2. Input/ Output blocks provide off-chip connectivity
- 3. Block ram on-chip 18 kBit static RAM storage
- 4. Multiplier Hardwired 18 x 18 multiplier cell
- 5. DCM digital clock manager for clk generation and distribution

A 'gate-level netlist' is mapped on an FPGA by configuring these elements

- Choose CLB configuration (LUT, flip-flop, carry logic, ..)
  - Choose interconnections in network




Figure 1: XC9500XL Architecture
Note: Function block outputs (indicated by the bold lines) drive the I/O blocks directly.

Each Function Block, as shown in Figure 2 is comprised of 18 independent macrocells, each capable of implementing a combinatorial or registered function. The FB also receives global clock, output enable, and set/reset signals. The FB generates 18 outputs that drive the FastCONNECT switch matrix. These 18 outputs and their corresponding output enable signals also drive the IOB. Logic within the FB is implemented using a sum-of-products representation. Fifty-four inputs provide 108 true and complement signals into the programmable AND-array to form 90 product terms. Any number of these product terms, up to the 90 available, can be allocated to each macrocell by the product term allocator.

Each XC9500XL macrocell may be individually configured for a combinatorial or registered function. The macrocell and associated FB logic is shown in Figure 3. Five direct product terms from the AND-array are available for use as primary data inputs (to the OR and XOR gates) to implement combinatorial functions, or as control inputs including clock, clock enable, set/reset, and output enable. The product term allocator associated with each macrocell selects how the five direct terms are used. The macrocell register can be configured as a D-type or T-type flip-flop, or it may be bypassed for combinatorial operation. Each register supports both asynchronous set and reset operations. During power-up, all user registers are initialized to the user-defined preload state (default to 0 if unspecified).

	module_rca3_tb;				
//3-bit ripple carry adder hierachical desig	reg [2:0] a,b;	ND	OR	MAND	NOR
module fa(a,b,c,cout,s);	reg c;	166	016	arlbi	anibi
input a,b,c;	wire [2: <b>0</b> ] s;	a b	01+6	0.b	0+6
output cout,s;	wire [2.0] s,	2 6 4	0 614	a 6 9	0 6 3
assign s=a^b^c;	rca3 uut(a,b,c,cout,s	000	000	00 1	00 1
assign cout= $((a^b)\&cin) (a\&b);$	I I'	7 1	011	011	010
endmoudle	initial	0 0	10	10 1	10 0
module rca3(a,b,c,cout,s);	begin		11 11	11 10	11 10
input [2:0] a,b;	a=0; b=0; c=0;	<del>1</del> )-	2	3)	3,00
input c;	#10 a=4; b=5;	XOR	XNOR	NOT	
output [2:0] s	#20 a=6; b=2; c=1;	a Ab	ANAB		
output cout;	# 20 \$stop;	a@b	aOt	ā	*
wire [1:0] m;	end	ably	abl	aly	
fa g1(.a(a[0]), .b(b[0]), .c(c), .cout(m[0]), .	endmodule				
0		-00 0	00	0 1	
fa $g2(a(a[1]), b(b[1]), .c(m[0]), .cout(m[1$	]), .S(S[1]));	01	10 0	1 0	
fa g3(a[2], b[2], m[1], cout, s[2]);		10 1		1 *	
endmodule		_'''			
		12	400	-00	
		ラレー	70	•	

#### TAG Boundary Scan

Bed-of-nails printed circuit board tester gone We put components on both sides of PCB & replaced DIPs with flat packs to reduce inductance

Nails would hit components

Reduced spacing between PCB wires

Nails would short the wires

PCB Tester must be replaced with built-in test delivery system - JTAG does that

Need standard System Test Port and Bus

Integrate components from different vendors
Test bus identical for various components

One chip has test hardware for other chips

## Tap Controller Signals

Test Access Port (TAP) includes these signals: Test Clock Input (TCK) -- Clock for test logic

Can run at different rate from system clock Test Mode Select (TMS) -- Switches system from functional to test mode

Test Data Input (TDI) -- Accepts serial test data and instructions -- used to shift in vectors or one of many test instructions

Test Data Output (TDO) -- Serially shifts out test results captured in boundary scan chain (or device ID or other internal registers)

Test Reset (TRST) -- Optional asynchronous TAP controller reset

## **Boundary Scan Instructions**

#### SAMPLE/PRELOAD

This instruction causes the TDI and TDO to be connected to the Boundary Scan Register (BSR).

However, the device is left in its normal functional mode. During this instruction, the BSR can be accessed by a data scan operation to take a sample of the functional data entering and leaving the device.

The instruction is also used to preload test data into the BSR prior to loading an EXTEST instruction.

#### Purpose:

- 1. Get snapshot of normal chip output signals
- 2. Put data on boundary scan chain before next instruction

## EXTEST

This instruction causes the TDI and TDO to be connected to the Boundary Scan Register (BSR). The device's pin states are sampled with the 'capture DR' JTAG state and new values are shifted into the BSR with the 'shift DR' state; these values are then applied to the pins of the device using the 'update DR' state. DR: data register

## EXTEST Instruction

Purpose: Test off-chip circuits and board-level nterconnections

## NTEST

This instruction causes the TDI and TDO lines to be connected to the Boundary Scan Register (BSR). While the EXTEST instruction allows the user to set and read pin states, the INTEST instruction relates to the core-logic signals of a device.

## NTEST Instruction Purpose:

- 1. Shifts external test patterns onto component
- 2. External tester shifts component responses out DCODE

Instruction Purpose: Connects the component device identification register serially between TDI and TDO In the Shift-DR TAP controller state

Allows board-level test controller or external tester to read out component ID

Required whenever a JEDEC identification register is included in the design

## HIGHZ


Instruction Purpose: Puts all component output pin signals into highimpedance state

Control chip logic to avoid damage in this mode May have to reset component after HIGHZ runs Optional instruction


## BYPASS Instruction

Purpose: Bypasses scan chain with 1-bit register


#### System View of Interconnect




Elementary Boundary Scan Cell




Serial Board / MCM Scan



Parallel Board / MCM Scan



Independent Path Board / MCM Scan



## <u>SRAM</u>

## Reading

- Steps
- Setup address lines
- Activate read line
- Data available after specified amount of time
- Sequence of steps
- Setup address lines
- Setup data lines
- Activate write line

