

1) Fill in the blanks / Short answer (30 points, 3 points each)

a) List two primary methods for enhancing instruction-level parallelism.

I. deeper pipelineII. multiple-issueb) miss ratio is the unit of information transferred between the cache and main memory on miss.c) Write through is a scheme (policy) in which writes always update both cache and the next lower level of memory hierarchy, ensuring that the data is always consistent between the two.d) Temporal locality is the principle stating that if a data location is referenced, then it will be referenced again soon.e) Branch Prediction is a method of resolving a branch hazard that assumes a given outcome for the branch and proceeds based on that assumption rather than waiting for the actual outcome.f) Increasing hit ratio can improve hit ratio due to temporal locality.


g) In a direct-mapped cache each block has only one word. True or False.

h) The five stages in a pipeline implementation require 4, 5, 4, 2, and 8 nanoseconds. What is the fastest clock rate at which this datapath can operate?

$$\text{Clock rate} = \frac{\text{Cycles}}{\text{Time}} = \frac{2}{4+5+4+2+8} = 2.17 \times 10^8 \text{ Hz}$$

i) Consider a 2-bit branch predictor scheme illustrated by the following figure. What is the accuracy of this 2-bit predictor for the following repeating pattern of branch outcomes as the predictor starts in the top left state?

T, NT, NT, NT, NT, NT, NT, T, T, NT



$$\frac{3}{10} = 30.00\%$$

$$\frac{7}{10} = 70.00\%$$

List three types of hazards that can degrade the performance of a pipelined datapath.


- data hazard
- structural hazard
- control hazard

2) Consider the pipelined system shown below. Find the number of cycles required to execute the following MIPS code assuming that branch is taken. Justify your result. (15 points)

		1	2	3	4	5	6	7	8	9	10	11	12	13
300	SLT \$6, \$8, \$7	IF	ID	EX	M	WB								
304	LW \$5, 100(\$6)		IF	ID	EX	M	WB							
308	LW \$7, 100(\$15)			IF	ID	EX	M	WB						
312	BEQ \$8, \$15, L1				IF	ID	EX	M	WB					
316	SUB \$9, \$7, \$4													
320	SUB \$20, \$9, \$7													
324	L1: LW \$8, 100(\$9)						IF	ID	EX	M	WB			
328	ADD \$11, \$8, \$12							IF	ID	EX	M	WB		
332	SW \$8, 104(\$9)								IF	ID	EX	M	WB	

$$5 + 7 - 1 + [\text{delays}]$$

$$5 + 7 - 1 + [+1 (\text{branch taken}) + 1 (\text{LW hazard})] = 13 \text{ clock cycles}$$



300
↓ h
304
↓
308
↓
312
↓
316
↓
320
↑
324
↓
328
↓
332

3) A computer uses 16-bit addresses, with byte addressable locations. Assume this system has a cache containing 32 (thirty two) 8-word blocks. Each word is 16 bits long. Show the implementation of the cache assuming 2-way set associativity. You need to show how a given 16-bit address is divided into different parts to perform a cache reference. Show all necessary components of the cache. Provide the size of each component and the widths of its inputs and outputs, if applicable. (15 points)

32 blocks

1 block = 8 words

1 word = 16 bits = 2 bytes




$$\text{Size} = 32 \cdot (8 \cdot 16) = 4096 \text{ bits} = 512 \text{ bytes}$$

$$\frac{512 \text{ bytes}}{\text{cache}} \cdot \frac{1 \text{ word}}{2 \text{ bytes}} \cdot \frac{1 \text{ block}}{8 \text{ words}} \cdot \frac{1 \text{ set}}{2 \text{ blocks}} = 16 \text{ sets/cache}$$

$$\text{index} = \log_2(16) = 4$$

$$\text{word offset} = \log_2(8) = 3$$

$$\text{byte offset} = \log_2(2) = 1$$



4. Convert the following decimal numbers into IEEE 754 floating-point format. Then, product using floating-point multiplication. Express the product using the 754 format. 745 uses a 1-bit sign, an 8-bit biased exponent, a 23-bit normalized fraction, and an exponent bias. Show all the work (15 points)

(A) -33.75 $0.75 \cdot 2 = 1$

$A = -33.75$

$B = 25$

-100001.11

$15 \cdot 2 = 1$

-1.0000111×2^5

$E_b = E + 127 = 5 + 127 = 132 = 100$

S	exponent	Fraction
1	1000_0100	000011100...
1 bit	8 bits	23 bits

(B) 25

11001.0

1.1001×2^4

$E_b = E + 127 = 4 + 127 = 131 = 1$

S	exponent	Fraction
1	1000_0011	10010...
1 bit	8 bits	23 bits

1.0000111

1.1001000

00111

$000x$

$000xx$

$11xxx$

$1xxx$

01111


$= -843.75$

$= -1.1010010111 \times 10^9$

S	Exponent	Fraction
1	1000_1000	1010010111...

5) Consider a hypothetical 16-bit assembly language with only three instructions. The format for these instructions is given below. Design a pipelined CPU which can fetch and execute any of these instructions. Show all necessary components. Label each component (including its ports). Assume that the memory is byte-addressable. The internal design of the control logic is not required. You must use minimum number of components possible. (25 points)

	Bits (15 - 12)	bits (11 - 8)	bits (7 - 4)	bits (3 - 0)	
Instruction	opcode	operand 1	operand 2	Operand 3	operation
SWAP	0000	Reg 1	Reg 2	not used	Swaps the contents of operand 1 and operand 2; $\text{Reg 1} \leftarrow \text{Reg 2}$ $\text{Reg 2} \leftarrow \text{Reg 1}$
ADD	0010	Reg 1	Reg 2	Reg 3	$\text{Reg 1} = \text{Reg 3} + \text{Reg 2}$
SUB	1000	Reg 1	Reg 2	Reg 3	$\text{Reg 1} = \text{Reg 3} - \text{Reg 2}$



data-forwarding - 4

allocate another
buffer - 1