
LIBRARY IEEE;	LIBRARY IEEE;	LIBRARY IEEE;	Even Parity and Odd Parity
USE IEEE.STD_LOGIC_1164.ALL;	USE IEEE.STD_LOGIC_1164.ALL;	USE IEEE.STD_LOGIC_1164.ALL;	Examples
ENTITY myand IS	ENTITY myand_tb IS	ENTITY shiftreg IS	even
PORT (A, B : IN STD_LOGIC;	END myand_tb;	PORT (Din, clk, clr : IN STD_LOGIC;	ab_parity (f_even)
C:OUT STD LOGIC	ARCHITECTURE beh OF myand_th		
);	component myand);	01_1
END myand;	PORT(A, B : IN STD_LOGIC;	END shiftreg;	10_1
ARCHITECTURE dataflow OF myand IS	C:OUT STD_LOGIC);	ARCHITECTURE beh OF shiftreg IS	11 0
BEGIN	end component;	signal W: std_logic_vector(3 downto 0);	$f_{\text{even}} = a \text{ xor } b$
$C \le A$ and B;	signal TA, TB : STD_LOGIC;	BEGIN	i_even = u kor b
END dataflow;	signal TC: STD_LOGIC;	process(clk, clr)	odd
LIBRARY IEEE;	BEGIN	begin	ab_parity (f_odd)
The state of the s	uut: myand port map (if (clr = '1') then	00_1
USE IEEE.STD_LOGIC_1164.ALL; ENTITY fa IS	$A \Rightarrow TA, B \Rightarrow TB,$	$W \le 0000$ ";	01_0
	$C \Rightarrow TC$;		10_0
PORT (A, B, Cin: IN STD_LOGIC;	II	elsif (rising_edge (clk)) then	11_1
Cout, S : OUT STD_LOGIC	Process	$W(3) \leq Din;$	I = I
);	Begin	$W(2) \le W(3);$	f_odd = not (a xor b); ADD/SUBTRACT
END fa;	TA <='0'; TB<='0';	$W(1) \le W(2);$	
ARCHITECTURE dataflow OF fa IS	Wait for 10 ns;	$W(0) \le W(1);$	Modulo 2 uses XOR
signal M: std_logic;	TA <='0'; TB<='1';	end if;	$0 \pm 0 = 0;$
BEGIN	Wait for 10 ns;	end process;	$0 \pm 1 = 1;$
M <= A xor B;	TA <='1'; TB<='0';	Q <= W;	$1 \pm 0 = 1;$
S <= M xor Cin;	Wait for 10 ns;	END beh;	$1 \pm 1 = 0$
Cout <= (M and Cin) or (A and B);		LIBRARY IEEE;	MULTIPLICATION
END dataflow;	Wait for 10 ns;	USE IEEE.STD_LOGIC_1164.ALL;	1 0 1 1
, in the second	Wait;	ENTITY mux IS	<u> x 0 1 0 1</u>
LIBRARY IEEE;	End process;	PORT(A, B,C,D : IN STD_LOGIC;	1 0 1 1
USE IEEE.STD_LOGIC_1164.ALL;	END beh;	SEL: IN STD_LOGIC_VECTOR(1 down	wnto 0); 0 0 0 0
ENTITY rca4 IS	Library ieee;	DOUT : OUT STD_LOGIC	1011
Port (A, B: in std_logic_vector(3 downto 0);	Use ieee.std_logic_1164.all;);	0 0 0 0
Cin: in std_logic;	Entity dff is	END mux;	0 1 0 0 1 1 1
	Port (d, clk: in std_logic;	ARCHITECTURE design OF mux IS	
S: out std_logic_vector(3 downto 0));	q: out std_logic);	BEGIN	DIVISION
	End dff;	DOUT <= A WHEN SEL = "00" ELSE	1 0 0 0 1 rem. 1 0 1
	Architecture beh of dff is	B WHEN SEL = "01" ELSE	10011 100100110
FIREGINITE OF TOWN 15	pegin	C WHEN SEL = "10" ELSE	10011
component fulladder		D;	10110
PORT (A, B, Cin : IN STD_LOGIC;	process(clk)	*	l l
Cout, S : OUT STD_LOGIC	begin	END design;	10011
);		library ieee;	1 0 1
end component;		use ieee.std_logic_1164.all;	1 1010
signal CR: STD_LOGIC_VECTOR(3 downto 0);		package MY_PACK is	1 rem. 1 0 1 0
BEGIN	end process;	function PARITY (X : std_logic_vector)	1 1 0 0 1 1 0 0 1 1
U0: fulladder port map ($A \Rightarrow A(0)$, $B \Rightarrow B(0)$,	End beh;	return std_logic;	1 1 0 0 1
Cin => Cin,	LIBRARY IEEE;	end MY_PACK;	1 0 1 0
Cout => CR(0), S => S(0)	USE IEEE.STD_LOGIC_1164.ALL;	package body MY_PACK is	
),	ENTITY dff_tb IS	function PARITY (X : std_logic_vector)	<u>1</u> rem.1 0 1 0
	END dff_tb;	return std_logic is	1 0 0 1 1 1 1 0 0 1
Cin => CR(0).	ARCHITECTURE beh OF dff_tb IS	variable TMP : std logic;	1 0 0 1 1
$Cout \Rightarrow CR(1), S \Rightarrow S(1)$	component dff	begin	1010
);	PORT (TMP:= '0';	p ₁ 1
U2: fulladder port map ($A \Rightarrow A(2), B \Rightarrow B(2),$	d, clk : IN STD_LOGIC;	TMP := X(0);	þi -
Cin => $CR(1)$,	q : OUT STD_LOGIC	for J in X'range loop	
Cout = > CR(1), $Cout = > CR(2), S = > S(2)$);	for J in 1 to X'high loop	d4 2 6 4
).	end component;	TMP := TMP xor X(J);	(d3) p3
U3: fulladder port map (A => A(3), B => B(3),	signal d, clk, q : STD_LOGIC;	end loop; works for any size X	Bit position of the data and parity bits
	BEGIN	7	ter Example: Receiver Example:
	uut: dff port map (d => d,	and DADITV. Original dat	ta: 0001 Audysis: Group 1
		end MY_PACK;	Code: 0000111 here exempelly error. Eva Hagi's group has venu pairy error.
); END structural:			1 Comp1 1 1 1 7 5 0 4
END structural;	, .	library ieee;	The fing value shows correct to the position. Here the position of the trees of the position of the trees of
Unsigned 8x4-bit Multiplier	11 101 747 1: 6 10	use ieee.std_logic_1164.all;	Group 3
module multiplier(A, B, RES);	Clk <= '1'; Wait for 10 ns;		ry IEEE;
input [7:0] A;		lii lii	EEE.STD_LOGIC_1164.ALL;
input [3:0] B;	Process		y hamming is
output [11:0] RES;		1 - (t (hamdin: in std_logic_vector(3 downto 0);
assign RES = A * B;	Begin d <='0'; Wait for 8 ns;	11	hamout: out std_logic_vector(7 downto 1));
endmodule	1 . 111 747 14 6 . 00	ps, p.v. out stu_regre,,	namming;
		· · · · · · · · · · · · · · · · · · ·	tecture Behavioral of hamming is
	d <='0'; Wait for 8 ns;		al p: std_logic_vector(4 downto 1);
	Wait;	architecture ARCH1 of PAR is	
	End process;	008	<= hamdin(3) xor hamdin(1) xor hamdin(0);
	 	$pb \le PARITY(db);$ $p(2)$	<= hamdin(3) xor hamdin(2) xor hamdin(0);
	ll l	$pw \le PARITY(dw);$ $p(4)$	<= hamdin(3) xor hamdin(2) xor hamdin(1);
	ll l	end ARCH1; nam	out <= p(1) & p(2) & hamdin(3) & p(4) & han
		din(2	2) & hamdin(1) & hamdin(0);
			Behavioral;



```
LIBRARY IEEE; --LFSR
                                                                 library ieee; --Clock division
                                                                                                                    library ieee; --pos edg dff
                                                                                                                                                  library ieee; --n.edg dff asy rst
                                                                                                                                                  use ieee.std_logic_1164.all;
USE IEEE.STD_LOGIC_1164.ALL;
                                                                 use ieee.std_logic_1164.all;
                                                                                                                    use ieee.std_logic_1164.all;
ENTITY lfsr IS
                                                                 use ieee.std_logic_unsigned.all;
                                                                                                                    entity flop is
                                                                                                                                                  entity flop is
                                                                 use ieee.std_logic_arith.all;
PORT ( reset, clk: IN STD LOGIC:
                                                                                                                    port( CLK, D : in std_logic;
                                                                                                                                                  port( C, D, CLR: in std_logic;
         Q:OUT STD_LOGIC_VECTOR(4 downto 1)
                                                                                                                         Q: out std_logic
                                                                                                                                                        Q : out std_logic
                                                                entity display_counter_vhd is
END lfsr;
                                                                Port( clk: in std_logic;
                                                                                                                    end flop;
                                                                                                                                                  end flop;
ARCHITECTURE beh OF lfsr IS
                                                                      load: in std_logic;
                                                                                                                    architecture archi of flop is
                                                                                                                                                  architecture archi of flop is
                                                                      updown: in std_logic;
signal W: std_logic_vector(4 downto 1);
                                                                                                                                                  begin
                                                                                                                    oegin
BEGIN
                                                                      din: in std_logic_vector (3 downto 0);
                                                                                                                    process (CLK)
                                                                                                                                                  process (C, CLR)
                                                                      cntout: out std_logic_vector (3 downto 0);
  process( clk, reset )
                                                                                                                    egin
                                                                                                                                                  begin
                                                                      led: out std_logic_vector (3 downto 0);
                                                                                                                                                 if (CLR = '1')then
  begin
                                                                                                                    f (rising_edge(CLK)) then
    if (reset='1') then
                                                                      clkout: out std_logic
                                                                                                                     Q \leq D;
                                                                                                                                                   Q \le '0';
       W \le (1 = >'1', others = >'0');
                                                                     );
                                                                                                                    end if:
                                                                                                                                                  elsif (falling_edge(CLK))
     elsif (rising_edge (clk)) then
                                                                 end display_counter_vhd;
                                                                                                                    end process;
                                                                                                                                                  then
                                                                 architecture behavioral of display_counter_vhd is
       W \le W(3 \text{ downto } 2) \& (W(1) \text{ xor } W(4)) \& W(4);
                                                                                                                    end archi;
                                                                                                                                                   Q \leq D;
                                                                                                                   ibrary ieee; --p.edg sync set
                                                                 signal cnt_div: std_logic_vector (9 downto 0);
    end if:
                                                                                                                                                  end if;
                                                                 signal cnt: std_logic_vector (3 downto 0);
                                                                                                                    ise ieee.std_logic_1164.all;
  end process;
                                                                                                                                                  end process;
  Q \le W;
                                                                 signal clk2: std_logic;
                                                                                                                    entity flop is
                                                                                                                                                 end archi;
                                                                                                                    oort( C, D, S : in std_logic;
END beh;
                                                                 begin
                                                                                                                                                       library ieee; --latch
                                                                 process(clk)
                                                                                                                         Q: out std_logic);
LIBRARY IEEE; --lfsr tb
                                                                                                                                                       use ieee.std_logic_1164.all;
                                                                                                                   end flop;
                                                                 begin
                                                                                                                                                       entity latch is
USE IEEE.STD_LOGIC_1164.ALL;
                                                                 if rising_edge (clk) then
                                                                                                                    architecture archi of flop is
                                                                                                                                                       port( G, D : in std_logic;
ENTITY lfsr_tb is
                                                                 if(cnt_div = 999) then --(N-1), here N=1000
                                                                                                                    oegin
                                                                                                                                                            Q: out std_logic
End lfsr_tb;
                                                                  cnt_div <= (others => '0');
                                                                                                                    process (C)
ARCHITECTURE beh OF lfsr_tb IS
                                                                  clk2 <= '1';
                                                                                                                                                       end latch;
                                                                                                                    egin
Component lfsr
                                                                  elsif (cnt_div < 499) then --(N/2 - 1)
                                                                                                                     if (C'event and C='1') then
                                                                                                                                                       architecture archi of latch is
PORT ( reset, clk: IN STD_LOGIC;
                                                                  cnt div \le cnt div + 1;
                                                                                                                        if (S='1') then
         Q: OUT STD_LOGIC_VECTOR(4 downto 1)
                                                                  clk2 <= '1';
                                                                                                                          Q <= '1';
                                                                                                                                                       process (G, D)
                                                                                                                        else
       );
                                                                                                                                                       begin
                                                                  cnt_div <= cnt_div + 1;
                                                                                                                          Q \leq D;
                                                                                                                                                         if (G='1') then
END Component;
                                                                  clk2 <= '0';
                                                                                                                        end if:
                                                                                                                                                           Q \leq D;
signal reset, clk: std_logic;
                                                                 end if:
                                                                                                                     end if:
                                                                                                                                                         end if;
signal Q: std_logic_vector(4 downto 1);
                                                                 end if;
                                                                                                                    nd process;
                                                                                                                                                       end process;
BEGIN
                                                                 end process;
                                                                                                                    nd archi;
                                                                                                                                                       end archi;
uut: lfsr port map( reset=>reset, clk=>clk, Q=>Q );
                                                                process (clk2, load, updown)
                                                                                                                    library ieee; --4b p.edg clk, asy set, clk en
  Process
                                                                  -process active on event of clk2,load, or updown
                                                                                                                    use ieee.std_logic_1164.all;
  Begin
                                                                                                                    entity flop is
                                                                  if(load = '1') then
     Clk <= '0';
                                                                                                                    port( C, CE, PRE : in std_logic;
                                                                     cnt <= din;
     Wait for 10 ns;
                                                                                                                         D: in std_logic_vector(3 downto 0);
                                                                   elsif rising_edge (clk2) then
     Clk <= '1';
                                                                                                                         Q: out std_logic_vector (3 downto 0)
                                                                     if(updown = '1') then
     Wait for 10 ns;
                                                                                                                        );
                                                                       cnt \le cnt + 1;
  End process;
                                                                                                                    end flop;
                                                                     else
                                                                                                                    architecture archi of flop is
  Process
                                                                       cnt <= cnt - 1;
                                                                                                                    begin
  Begin
                                                                     end if;
                                                                                                                    process (C, PRE)
     reset <='1';
                                                                  end if:
                                                                                                                    begin
                                                                 end process;
     Wait for 6 ns;
                                                                                                                      if (PRE='1') then
     reset <='0';
                                                                                                                        Q <= "1111";
                                                                 cnt_out <= cnt; --output count
     Wait for 40 ns;
                                                                                                                      elsif (C'event and C='1')then
                                                                 clkout <= clk2; --output clk
     Wait;
                                                                                                                        if (CE='1') then
                                                                 led <= cnt; --led output value
  End process;
                                                                                                                           Q \leq D;
                                                                 end behavioral;
                                                                                                                        end if;
END beh;
                                                                library ieee:
                                                                                                                      end if;
                                                                 use ieee.std_logic_1164.all;
                                                                                                                    end process;
                                                                entity mytt is
                                                                                                                       d archi:
                                                                port( A, B: in std_logic_vector(5 downto 0);
                                                                      Y: out std_logic_vector(11 downto 0));
                                                                                                                        library ieee; --tristate
                                                                 end mytt;
                                                                                                                        use ieee.std_logic_1164.all;
                                                                architecture arch_tt of mytt is
                                                                                                                        entity three_st is
                                                                constant C: std_logic_vector(2 downto 0) := "100";
                                                                                                                       port( T, I : in std_logic;
                                                                begin
                                                                                                                             O: out std_logic
                                                                process(A,B)
                                                                                                                           );
                      (1). Draw ASM Chart
                                                                 oegin
                                                                                                                        end three_st;
                                          reset
                                                                  Y(2 \text{ downto } 0) \le A(2 \text{ downto } 0);
                                                                                                                       architecture archi of three_st is
                                          S0
                                                                  Y(3) \le A(3) and B(3);
                                                                                                                        begin
                                                                  Y(5 \text{ downto } 4) \le (A(5) \text{ and } B(5)) & (A(4) \text{ or } B(4)); \text{ process } (I, T)
                                                                  Y(8 downto 6) <= B(2 downto 0);
                                                                                                                       begin
                                                                  Y(11 \text{ downto } 9) \le C;
                                                                                                                         if (T='0') then
                                                                 end process;
                                                                                                                           O \le I:
                                          S1
                                                                                                                                        Tri-State Buffer
                                                                                                                                                         c a f
                                                                end arch_tt;
                                                                                                                         else
                                                                                                                                                         0 0 <u>Z</u>
                                                                                                                           O \le 'Z';
                                                                                                                                                         0 1 Z
1 0 0
                                                                                                                         end if;
           S1 S0 S1
      S0
                             SO
                                                                                                                        end process;
   S0 S1
             SO
                  S1
                        SO
                                                                                                                                                        1 1 1
                                                                                                                        end archi;
```

```
library ieee; --4b up/down counter, asy. reset library ieee; -- 8b Sft-L Reg, Pedg Clk, Asy Clr, S I/O
                                                                                                                                         library ieee;
                                                                                            library ieee; --decoder
use ieee.std_logic_1164.all;
                                               use ieee.std_logic_1164.all;
                                                                                                                                          use ieee.std_logic_1164.all;
                                                                                            use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
                                               entity shift is
                                                                                                                                          entity my_block is
                                                                                            entity dec is
use ieee.std_logic_arith.all;
                                               port(C, SI, CLR: in std logic;
                                                                                                                                          port(I1: in std logic; I2: in std logic;
                                                                                            port (
entity counter is
                                                    SO: out std_logic
                                                                                                                                               O: out std_logic);
port(C, CLR, UP_DOWN: in std_logic;
                                                                                                 sel in std_logic_vector (2 downto 0); end my_block;
                                                                                                 res out std_logic_vector (7 downto 0) architecture arch1 of my_block is
      Q: out std_logic_vector(3 downto 0)
                                               end shift:
     );
                                               architecture archi of shift is
                                                                                            end dec
end counter;
                                               signal tmp: std_logic_vector(7 downto 0);
                                                                                                                                          end arch1;
                                                                                            architecture archi of dec is
architecture archi of counter is
                                               begin
signal tmp: std_logic_vector(3 downto 0);
                                               process (C, CLR)
                                                                                            begin
                                                                                                                                         library ieee;
                                                                                                                                         use ieee.std_logic_1164.all;
                                                                                              res <= "00000001" when sel = "000"
begin
                                               begin
                                                                                              else "0000010" when sel = "001"
process (C, CLR)
                                                 if (CLR='1') then
                                                                                                                                          entity top is
                                                                                              else "00000100" when sel = "010"
                                                   tmp \le (others => '0');
                                                                                                                                          port( DI_1, DI_2, DI_3, DI_4 : in std_logic;
begin
                                                                                              else "00001000" when sel = "011"
 if (CLR='1') then
                                                  elsif (C'event and C='1') then
                                                                                                                                               DOUT1, DOUT2: out std_logic
                                                                                              else "00010000" when sel = "100"
                                                   tmp \le tmp(6 downto 0) & SI;
    tmp \le "0000";
                                                                                              else "00100000" when sel = "101"
  elsif (C'event and C='1') then
                                                 end if:
                                                                                                                                          end top;
                                                                                              else "01000000" when sel = "110"
    if (UP_DOWN='1') then
                                                                                                                                          architecture top_arch of top is
                                               end process;
                                                                                              else "10000000";
       tmp \le tmp + 1;
                                               SO \le tmp(7);
                                                                                                                                          component my_block
                                               end archi;
                                                                                             nd arch
                                                                                                                                          port ( I1 : in std_logic; I2 : in std_logic;
                                               ibrary ieee; --8b Sft L Reg, PEdg Clk, Asy | Load, S I/O
                                                                                                                                               O: out std_logic
      tmp \le tmp - 1;
                                               ise ieee.std_logic_1164.all;
                                                                                           library ieee; --decoder
    end if;
                                                                                           use ieee.std_logic_1164.all;
  end if;
                                               entity shift is
                                                                                                                                          end component;
                                                                                            entity dec is
end process;
                                               port( C, SI, ALOAD : in std_logic;
                                                                                                                                          begin
                                                                                           port (
Q <= tmp;
                                                    D: in std_logic_vector(7 downto 0);
                                                                                                                                          inst1: my_block port map ( I1=>DI_1,
                                                                                                 sel: in s d_logic_vector (2 downto 0);
                                                    SO: out std_logic
                                                                                                                                                        I2=>DI_2, O=>DOUT1
end archi;
                                                                                                 res: out std_logic_vector (7 downto 0)
library ieee; --8b Sft L Reg, P.Edg Clk, S.i/O
                                               end shift;
                                                                                                );
                                                                                                                                          Inst2: my_block port map ( DI_3, DI_4,
use ieee.std_logic_1164.all;
                                               architecture archi of shift is
                                                                                            end dec;
                                                                                                                                         DOUT2);
use ieee.std_logic_unsigned.all;
                                                                                            architecture archi of dec is
                                               signal tmp: std_logic_vector(7 downto 0);
                                                                                                                                          end top;
use ieee.std_logic_arith.all;
                                                                                            begin
                                               oegin
entity shift is
                                               process (C, ALOAD, D)
                                                                                            with sel selec
port( C, SI : in std_logic;
                                                                                             res <= "00000001" when "000",
                                               oegin
     SO: out std_logic
                                                                                                     "00000010" when "001",
                                                if (ALOAD='1') then
    );
                                                                                                     "00000100" when "010",
                                                   tmp \le D;
end shift;
                                                                                                     "00001000" when "011",
                                                 elsif (C'event and C='1') then
architecture archi of shift is
                                                                                                     "00010000" when "100",
                                                   tmp <= tmp(6 downto 0) & SI;
signal tmp: std_logic_vector(7 downto 0);
                                                                                                     "001<mark>00000" when "101",</mark>
                                                 end if;
begin
                                                                                                     "01000000" when "110"
                                               end process;
                                                                                                                                        brary ieee; --priority encoder
process (C)
                                                                                                     "10000000" when others;
                                                                                                                                         se ieee.std_logic_1164.all;
                                               SO \le tmp(7);
begin
                                                                                            end archi:
                                               end archi;
                                                                                                                                        entity priority is
 if (C'event and C='1') then
                                               library ieee; --4-1 mux if statement
                                                                                            library ieee;
                                                                                                                                        port ( sel : in std_logic_vector (7 downto 0);
    for i in 0 to 6 loop
                                                                                            use ieee.std_logic_1164.all;
                                                use ieee.std_logic_1164.all;
                                                                                                                                              code :out std_logic_vector (2 downto 0)
       tmp(i+1) \le tmp(i);
                                               entity mux is
                                                                                            entity mux is
    end loop;
                                               port ( a, b, c, d : in std_logic;
                                                                                            port ( a, b, c, d : in std_logic;
                                                                                                                                        end priority;
    tmp(0) \le SI;
                                                      s: in std_logic_vector (1 downto 0);
                                                                                                  s: in std_logic_vector (1 downto 0);
                                                                                                                                        architecture archi of priority is
  end if;
                                                     o: out std logic);
                                                                                                  o: out std logic
                                                                                                                                         oegin
end process;
                                                end mux:
                                                                                                );
SO \le tmp(7);
                                                                                                                                        code <= "000" when sel(0) = '1' else
                                               architecture archi of mux is
                                                                                            end mux:
                                                                                                                                                 "001" when sel(1) = '1' else
end archi;
                                                                                            architecture archi of mux is
                                                                                                                                                 "010" when sel(2) = '1' else
library ieee; --unsigned 8b adder/subtractor
                                                process (a, b, c, d, s)
                                                                                            begin
                                                                                                                                                 "011" when sel(3) = '1' else
use ieee.std_l ogic_1164.all;
                                                                                            process (a, b, c, d, s)
                                                 egin
                                                                                                                                                "100" when sel(4) = '1' else
use ieee.std_logic_unsigned.all;
                                                 if (s = "00") then
                                                                                            begin
                                                                                                                                                "101" when sel(5) = '1' else
use ieee.std_logic_arith.all;
                                                    o <= a:
                                                                                             case s is
                                                                                                                                                 "110" when sel(6) = '1' else
entity addsub is
                                                  elsif (s = "01") then
                                                                                                when "00" => o <= a;
                                                                                                                                                 "111" when sel(7) = '1' else
port(A, B: in std_logic_vector(7 downto 0);
                                                                                                when "01" => o <= b;
                                                    o \le b;
                                                                                                                                                 "000";
     OPER: in std_logic;
                                                  elsif (s = "10") then
                                                                                                when "10" => o <= c;
                                                                                                                                        end archi;
     RES: out std_logic_vector(7 downto 0))
                                                                                                when others => o <= d;
                                                    0 \le c:
                                                                                                                                  library ieee;
end addsub:
                                                                                              end case;
                                                  else
                                                                                                                                  use ieee.std_logic_1164.all;
architecture archi of addsub is
                                                                                            end process;
                                                    o \le d:
                                                                                                                                  use ieee.std_logic_arith.all;
begin
                                                                                            end archi;
                                                  end if;
                                                                                                                                  use ieee.std_logic_unsigned.all;
 RES \leq A + B when OPER='0'
                                                 nd process;
                                                                                                                                  entity adder is
 else A - B;
                                                nd archi;
                                                                                                                                  port( A, B : in std_logic_vector(7 downto 0);
end archi;
                                                      library ieee; --comparator
                                                                                                                                        SUM: out std_logic_vector(7 downto 0);
library ieee; --Concatenation
                                                     use ieee.std_logic_1164.all;
                                                                                                                                        CO: out std_logic);
use ieee.std_logic_1164.all;
                                                     use ieee.std_logic_unsigned.all;
                                                                                                                                  end adder;
entity mytt2 is
                                                     entity compar is
                                                                                                                                  architecture archi of adder is
port( A, B: in std_logic_vector(2 downto 0);
                                                     port( A, B : in std_logic_vector(7 downto 0);
                                                                                                                                  signal tmp: std_logic_vector(8 downto 0);
Y: out std_logic_vector(14 downto 0));
                                                           CMP : out std_logic
end mytt2;
                                                                                                                                   tmp <= conv_std_logic_vector((conv_integer(A) +</pre>
architecture arch_tt of mytt2 is
                                                     end compar;
                                                                                                                                                                   conv_integer(B)),9);
constant C: std_logic_vector(2 downto 0) := "100";
                                                     architecture archi of compar is
                                                                                                                                   SUM <= tmp(7 downto 0);
                                                                                                                                   CO \leq tmp(8);
Y \le A \& B \& C \& C \& "110";
                                                       CMP \le 1' when A >= B else '0';
                                                                                                                                  end archi;
end arch_tt;
                                                      end archi:
                                                                                                                                   - Or: Res <= ("0" & A) + ("0" & B);
```