Name

1) Fill in the blanks /Short answer (30 points, 3 points each)

is the unit of information transferred between the cache and main memory or

e) Wate three in is a scheme (policy) in which writes always update both cache and the next lower level of the scheme (policy) in which writes always update both cache and the next lower level of the scheme (policy) in which writes always update both cache and the next lower level of the scheme (policy) in which writes always update both cache and the next lower level of the scheme (policy) in which writes always update both cache and the next lower level of the scheme (policy) in which writes always update both cache and the next lower level of the scheme (policy) in which writes always update both cache and the next lower level of the scheme (policy) in which writes always update both cache and the next lower level of the scheme (policy) in which writes always update both cache and the next lower level of the scheme (policy) in which writes always update both cache and the next lower level of the scheme (policy) in which writes always update both cache and the next lower level of the scheme (policy) in which writes always update both cache and the next lower level of the scheme (policy) in which writes always update both cache and the next lower level of the scheme (policy) in which writes always update both cache and the next lower level of the scheme (policy) in which writes always update both cache and the next lower level of the scheme (policy) in which writes always update both cache and the next lower level of the scheme (policy) in which writes always update both cache and the next lower level of the scheme (policy) in which writes always update both cache and the next lower level of the scheme (policy) in which writes always update both cache and the next lower level of the scheme (policy) in which writes always update both cache and the next lower level of the scheme (policy) in which writes always update both cache and the next lower level of the scheme (policy) in which writes always update both cache and the next lower level of the scheme (policy) in which writes always update between the scheme (next lower level of memory hierarchy, ensuring that the data is always consistent between the

Temporal Load is the principle stating that if a data location is referenced, then it will to be referenced again/soon.

is a method of resolving a branch hazard that assumes a given outco Branch ProAltion for the branch and proceeds based on that assumption rather than waiting for the actual out

can improve hit ratio due to temporal locality. f) Increasing

In a direct-mapped cache each block has only one word. True or Falso

The five stages in a pipeline implementation require 4, 5, 4, 2, and , 8 nanoseconds. What fastest clock rate at which this datapath can operate? 2.16 x 10 He Clock rate - Time = 4100 41224

i) Consider a 2-bit branch prediction scheme illustrated by the following figure. What is the accuracy of this 2-bit predictor for the following repeating pattern of branch outcomes as the predictor starts in the top left state?

T. NT, NT, NT, NT, NT, T, T, NT Not taken Tokon Not take

List three types of hazards that can degrade the performance of a pipelined datapath.

ii) stretural hazard

iii) control hazard

Name..... So/CpE 142 - Exam 2 2) Consider the pipelined system shown below. Find the number of cycles required to execute the following MIPS code assuming that branch is taken. Justify your result. (15 points) SLT \$6, \$8, \$7 LW \$5, 100(\$6) LW \$7, 100(\$15) BEQ \$8, \$15, L1 IO EX M WB IF IO EX M IF IO EX SUB \$9, \$7, \$4 SUB \$20, \$9, \$7 LW \$8, 100(59) 27) ADD \$11, \$8, \$12 WB 520 4+17-1 + [delays] 5+7-1 +[+1 (bouch taken) +1 (Lu hazard)] clock one IO. Hugh KRICH WD м Date Sign-extend Forwarding 310 370

21/

cache containing 32 (thirty two) 8-word blocks. Each word is 16 bits long. Show the implementation of the cache assuming 2-way set associativity. You need to show how a given to bit address to the cache assuming 2-way set associativity. You need to show all necessary 16-bit address is divided into different parts to perform a cache reference. Show all necessary components of the cache. Provide the size of each component and the widths of its inputs and 2 blocks per net outputs, if applicable. (15 points) 1 6/00/6 > 46 words 1 word = 16 bits = 2 by tag 4/20 = 37. (4.16) = 4096 with = 512 butters eache Toyles . I block . I het - 16 hotes /cach index = (092(16) = 4 word offert = loyz(9)=3 byte affect = Log(27=1 14 54 21 0 lindex wo bo tag Data Data 5 CSc/CpE 142 - Exam 2 Name... 4. Convert the following decimal numbers into IEEE 754 floating-point format. Then, product using floating-point multiplication. Express the product using the 754 form 745 uses a 1-bit sign, an 8-bit biased exponent, a 23-bit normalized fraction, ar exponent bias. Show all the work (15 points) -33,75 0.75.201 A = -33.75100001.11 15.22 B = 251. 0000111x25 11001.0 1.1001 × 24 = 4 + 127 = 13/=1 exponent 1.0000 111 1. 1001 000 00111 0 000 x =-1.10100101111 Fraction 10100101111

CSc CpE 142 - Exam 2

6

5) Consider a hypothetical 16-bit assembly language with only three instructions. The format for these instructions is given below. Design a pipelined CPU which can fetch and execute any of these instructions. Show all necessary components. Label each component (including its ports). Assume that the memory is byte-addressable. The internal design of the control logic is not required. You must use minimum number of components possible. (25 points)

	Bits (15 - 12)	bits (11 - 8)	bits (7 - 4)	bits (3 - 0)	
Instruction	opcode	operand 1	operand 2	Operand 3	operation
SWAP	0000	Reg [Reg 2	not used	Swaps the contents of operand 1 and operan2; Reg 1 <= Reg 2 Reg 2 <= Reg1
ADD	0100	Reg I	Reg 2	Reg 3	Reg 1 = Reg 3 + Reg 2
SUB	1000	Reg	Reg 2	Reg 3	Reg 1 = Reg 3 - Reg 2

