


Complete the following waveform:



```
2. [32 points] Design the following circuit in VHDL. This circuit is required to be loaded with value Q4 Q3 Q2 Q1 = "1100" if the asynchronous reset control signal is logic '1' value Q4 Q3 Q2 Q1 = "1100" if the asynchronous reset control signal is logic '1'.
                                                                                                                                  //Answer Question 2
   Q: out std_logic_vector(4downtol);
end flop;
                                                                                                                                  architecture whatever of flop is //MAKE SURE YOU CHANGE THE NAME OF whatever TO SOMETHING DIFFERENT signal t: std logic vector(4downtol); process (glk, reset)
                Q4 Q3 Q2 Q1
                                                                                                                        process (glk.reset)
begin
    if (reset='1') then
    t<="1100";
    elseif (rising_edge(glk)) then
    t(1) <= t(2);
    t(3) <= t(3);
    t(3) <= t(4);
    t(4) <= t(1);
    endif;
    end frocess;
    C<=T</pre>
  library ieee;
Use ieee.std-logic-1164.all;
entity flop is port(
CIK, B, reset in Stol-logic)
  Q4, Q3, Q2, Q1: out std-logic; end flop;
                                                                                                                                  Q<=T end whatever; //MAKE SURE YOU CHANGE THE NAME OF whatever TO SOMETHING DIFFERENT]
 architecture archi of flop is signal architecture 3, t2, t3, t4; std-logic
                                                                                                                                 //Testbench, flop_tb can be renamed
                                                                                                                                begin +X<= xor 03;
  process (veset, clk)
begin
    if (reset = '1') then
      Q4 <= '1';
Q3 <= '1';
Q2 <= '0';
Q1 <= '0';
                                                                t26? X
     elseif Crising - edge (CIK) then
Q4 <= £4;
Q3 <= £3;
Q2 <= £2;
                                                                                                                                 begin uut: flop port map (clk, reset, Q)
                                                                   746? X
                                                                                                                                 clk_process :process
begin
    clk <= '0';
    wait for clk2/2;
    clk <= '1';
    wait for clk2/2;
    end process;</pre>
QI <= t1; /
endit;
end process;
end archi
```