

81.25


CpE 151 and EEE 234 CMOS and VLSI Design
Quiz - 5

For CpE 151, 2 lowest grade questions will be dropped.


1. Why is t_{pdq} not relevant for Flip-Flops?

Because Flip-Flops are edge-triggered so $D=Q$ at the posedge of the clk only, otherwise Q = previous value
 t_{pd} not relevant because Flip-Flops are edge-triggered.

2. Figure below shows two implementations of a conventional CMOS latch. Annotate the maximum output voltage at the Q of each of the figures. Assume the input is driven by V_{DD} .



(a) $Q = V_{DD} - V_{th}$




(b)

$Q = V_{DD}$

3. Identify the drawback of using the latch below from figure (c)


- Output does not swing from rail-to-rail
- The signal 'D' drives the diffusion input of the transistor, as a result, noise issues
- State node is exposed, as a result, noise on the output can corrupt the state
- None of the above



(c)

4. From the figure (d) below, identify the drawback:

- Output does not swing from rail-to-rail
- The signal 'D' drives the diffusion input of the transistor, as a result, noise issues
- State node is exposed, as a result, noise on the output can corrupt the state
- None of the above




(d)

Static

5. The latch shown in the figure (d) above is Dynamic (Static/Dynamic).

6. How can you convert an active - high latch into an active - low latch?
Place an inverter after the input.



7. What is the expression for clock frequency (T_c) in terms of the propagation delay (t_p), and the sequential overhead, **not** including the clock skew? (Max-Delay constraint)

$$t_p \leq T_c - (t_{\text{setup}} + t_{\text{cd}})$$

$$T_c \geq t_p + t_{\text{setup}} + t_{\text{cd}}$$

$$T_c \geq t_{\text{pcq}} + t_{\text{pd}} + t_{\text{setup}}$$

8. What is the expression for the contamination delay (t_{cd}) in terms of the hold time (t_{hold}) and the clock to Q contamination delay (t_{ccq})? Do not consider clock skew.

$$t_{\text{hold}} \geq t_{\text{cd}} + t_{\text{ccq}}$$

$$t_{\text{cd}} \geq t_{\text{hold}} - t_{\text{ccq}}$$

9. What is the expression for t_{pd} in terms of the clock period (T_c) and the sequencing overhead in the presence of clock skew?

$$t_{\text{pd}} \leq T_c - (t_{\text{setup}} + t_{\text{skew}} + t_{\text{cd}})$$

10. What is the expression for the contamination delay (t_{cd}) in terms of the hold time (t_{hold}) and the clock to Q contamination delay (t_{ccq})? Consider the effect of clock skew.

$$t_{\text{hold}} \geq t_{\text{cd}} + t_{\text{ccq}} + t_{\text{skew}}$$

$$t_{\text{cd}} \geq t_{\text{hold}} - t_{\text{ccq}} + t_{\text{skew}}$$