

## Clock Division library IEEE; use IEEE.STD\_LOGIC\_1164.ALL; use IEEE.STD\_LOGIC\_UNSIGNED.ALL; use IEEE.STD\_LOGIC\_ARITH.ALL; entity clkdiv is Port ( clk : in STD\_LOGIC; rst : in STD\_LOGIC; clk2: out STD\_LOGIC); end clkdiv; architecture Behavioral of clkdiv is signal cnt\_div: std\_logic\_vector (26 downto 0); --signal cnt\_div: std\_logic\_vector (3 downto 0); process (clk, rst) begin if (rst = '1') then cnt div <= ( others=>'0' ); $clk\overline{2} \le '0';$ elsif rising\_edge (clk) then if (cnt\_div = 4999999) then cnt\_div <= ( others=>'0' ); clk2 <= '1'; elsif (cnt\_div < 24999999) then cnt\_div <= cnt\_div + 1; clk2 <= '1'; else cnt\_div <= cnt\_div + 1; clk2 <= '0'; end if; end if; end process; end Behavioral


end process; q1 <= t1; q2 <= t2; end circuit:

```
Library ieee;
Use ieee.std logic 1164.all;
  entity prob2_fsm ( w, Reset, Clk: in std_logi
                 M, N: out std_logic );
  End prob2_fsm;
  Architecture beh of prob2_fsm is
 type st is (SA, SB, SC); signal cs, ns: st;
  begin
     process (w, cs)
    begin
    case (cs)
                  when SA=> if (w = '0') then
                                   ns \le SA;
                                       else
                             ns <= SB;
                  end if;
when SB=> if(w = '0') then
                                   ns \le SA;
                                else
                             ns \le SC;
                          end if;
                  when SC=> if (w = '0') then ^{*2} ^{\frac{5}{2}} ^{\frac{5}{2}} ^{\frac{5}{2}} ^{\frac{5}{2}} ^{\frac{5}{2}} ^{\frac{5}{2}} ^{\frac{5}{2}}
                                          ns \le SA;
                               else
                              ns <= SC :
                         end if:
                  when others=> ns <= SA;
     end case:
    end process;
  process ( Clk , Reset)
  begin
     if( Reset = '1') then
                 cs \le SA
    elsif (rising_edge(Clk)) then
cs <= ns;
    end if:
  end process;
   M <= '1' when (cs=SC) else '0';
N <= w when (cs=SB) else '0';
  end beh;
CRC Error Detection
      Message 110101
     Generating Polynomial = 101
            111011
       11010100
                                   111011
         101
          111
101
                                 Quotient (has no function in CRC calculatio
                            Remainder = CRC checksum
        Message with CRC = 1 1 0 1 0 1 1 1
  Hamming Code
  library IEEE:
 use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
  entity Parity_Generator is
    Port (d4: in STD_LOGIC;
d3: in STD_LOGIC;
          d2: in STD_LOGIC;
          d1: in STD LOGIC;
  Ham_code: out STD_LOGIC_VECTOR
  (6 downto 0));
  end Parity_Generator;
  architecture Behavioral of Parity_Generator is
  signal p1: std_logic;
  signal p2: std_logic;
  signal p3: std_logic;
  begin
  p3 \le d4 \text{ xor } d3 \text{ xor } d2;
  p2 \le d4 \operatorname{xor} d3 \operatorname{xor} d1;
  p1 \le d4 xor d2 xor d1;
```

Ham\_code  $\leq$  (d4, d3, d2, p3, d1, p2, p1);

end Behavioral;

Data D1,D2,D3,D4	Hamming Transmitted	(7,4) Diagram
0000	P1,P2,D1,P3,D2,D3,D4	0 0 0
1000	1110000	1 0 0
0100	1001100	0 0 1
1100	0111100	0 1 0 1
0010	0101010	0 0 0 1 1 1
1010	1011010	1 0 0 1 1
0110	1100110	1 0 0 1
1110	0010110	0 1 0 1
0001	1101001	0 0 1
1001	0011001	0 1 0 0 1
0101	0100101	0 1 1 0 0
1101	1010101	
0011	1000011	0 1 0
1011	0110011	
0111	0001111	0 1 1 1
1111	1111111	1 1 1 1



DECODER
library ieee; use
ieee.std\_logic\_1164.all; entity
dec is port (
sel: in std\_logic\_vector (2
downto 0); res: out
std\_logic\_vector (7 downto 0)
); end dec; architecture archi of
dec is begim with sel select res
<="00000001" when "000",
"00000010" when "010",
"00001000" when "011",
"00010000" when "110",
"0100000" when "110",
"011000000" when "110",
"110000000" when "110",
"110000000" when others;
end archi;

## 8-bit Shift-Left Register with Positive-Edge Clock, Asynchronous Parallel Load, Serial In, and Parallel Out

library ieee: use ieee.std\_logic\_1164.all; entity shift is port( C, SI, ALOAD : in std logic; D: in std\_logic\_vector(7 downto 0); PO: out std\_logic\_vector(7 downto 0)); end shift; architecture archi of shift is signal tmp: std\_logic\_vector(7 downto 0); begin process (C, ALOAD) begin if (ALOAD='1') then tmp elsif (C'event and C='1') then tmp <= tmp(6 downto 0) & SI; end if: end process; PO <= tmp;

## 8-bit Shift-Left Register with Negative-Edge Clock, Clock Enable, Serial In, and Serial

end archi

end process;

Out
library ieee; use
ieee std\_logic\_l164.all; entity
shift is port(
C, SI, CE: in std\_logic;
SO: out std\_logic
); end shift;
architecture archi of shift is
signal tmp: std\_logic\_vector(7
downto 0); begin process (C,
CE) begin
if (C'event and C='0') then if
(CE='1') then for i in 0 to 6 loop
tmp(i+1) <= tmp(i); end loop;
tmp(0) <= SI: end if; end if;