

Data D1,D2,D3,D4	Hamming(7,4)	
	Transmitted P1,P2,D1,P3,P2,D3,D4	Diagram
0000	0000000	
1000	1110000	
0100	1001100	
1100	0111100	
0010	0101010	
1010	1011010	
0110	1100110	
1110	0010110	
0001	1101001	
1001	0011001	
0101	0100101	
1101	1010101	
0011	1000011	
1011	0110011	
0111	0001111	
1111	1111111	

<pre>process(a, b, sel) begin if (sel = '1') then c <= a; else c <= b; end if; end process;</pre>	<p>Draw the synthesized schematic for the VHDL code. <u>Solution:</u></p>	<pre>process (clock) begin if (rising_edge(clock)) then if(sel = '1') then c <= a; else c <= b; end if; end if; end process;</pre>	<p>Draw the synthesized schematic for the VHDL code. <u>Solution:</u></p>	<p>Left Shift Register library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL; use IEEE.STD_LOGIC_ARITH.ALL; entity leftshiftregister is Port (clk : in STD_LOGIC; rst : in STD_LOGIC; random_sequence: out STD_LOGIC_VECTOR (3 downto 0)); end leftshiftregister; architecture Behavioral of leftshiftregister is signal df1: std_logic; signal df2: std_logic; signal df3: std_logic; signal df4: std_logic; begin process(clk, rst) begin if (rst = '1') then df1 <= '1'; df2 <= '0'; df3 <= '1'; df4 <= '1'; elsif rising_edge (clk) then df4 <= df3; df3 <= df2; df2 <= df1 xor df4; df1 <= df4; end if; end process; random_sequence <= (df4, df3, df2, df1); end Behavioral;</p>	<p>DECODER library ieee; use ieee.std_logic_1164.all; entity dec is port (sel: in std_logic_vector (2 downto 0); res: out std_logic_vector (7 downto 0)); end dec; architecture archi of dec is begin with sel select res <= "00000001" when "000", "00000010" when "001", "00000100" when "010", "00001000" when "011", "00010000" when "100", "00100000" when "101", "01000000" when "110", "10000000" when others; end archi;</p>	
<pre>process (a , b , sel) begin case (sel) is when '0' => c <= ~b; when '1' => c <= a; end case; end process;</pre>	<p>Draw the synthesized schematic for the VHDL code. <u>Solution:</u></p>	<pre>process (clock) begin if (rising_edge(clock)) then m1 <= din; m2 <= m1; m3 <= m2; end if; end process;</pre>	<p>Draw the synthesized schematic for the VHDL code. <u>Solution:</u></p>			<p>8-bit Shift-Left Register with Positive-Edge Clock, Asynchronous Parallel Load, Serial In, and Parallel Out library ieee; use ieee.std_logic_1164.all; entity shift is port(C, SI, ALOAD : in std_logic; D : in std_logic_vector(7 downto 0); PO : out std_logic_vector(7 downto 0)); begin architecture archi of shift is signal tmp: std_logic_vector(7 downto 0); begin process (C, ALOAD) begin if (ALOAD='1') then tmp <= D; end if; end process; PO <= tmp; end archi;</p>
<pre>process (s1 , s0 , a , b , c) begin if (s1 = '1') then d <= a; elsif (s0 = '0') then d <= b; else d <= c; end if; end process;</pre>	<p>Draw the synthesized schematic for the VHDL code. <u>Solution:</u></p>	<p>Test bench for Left shift Register LIBRARY ieee; USE ieee.std_logic_1164.ALL; ENTITY leftshiftregister_tb IS END leftshiftregister_tb; ARCHITECTURE behavior OF leftshiftregister_tb IS -- Component Declaration for the Unit Under Test (UUT) COMPONENT leftshiftregister PORT(clk : IN std_logic; rst : IN std_logic; random_sequence : OUT std_logic_vector(3 downto 0)); END COMPONENT; --Inputs signal clk : std_logic := '0'; signal rst : std_logic := '0'; --Outputs signal random_sequence : std_logic_vector(3 downto 0); -- Clock period definitions constant clk_period : time := 65 ns; BEGIN -- Instantiate the Unit Under Test (UUT) uut: leftshiftregister PORT MAP (clk => clk, rst => rst, random_sequence => random_sequence); -- Clock process definitions clk_process :process begin clk <= '0'; wait for clk_period/2; clk <= '1'; wait for clk_period/2; end process; -- Stimulus process stim_proc: process begin -- hold reset state for 100 ns. rst <= '1'; wait for clk_period/2; rst <= '0'; wait for clk_period/2; -- wait for clk_period*10; -- insert stimulus here wait; end process; END;</p>	<p>Hamming code Test Bench LIBRARY ieee; USE ieee.std_logic_1164.ALL; -- Uncomment the following library declaration if using -- arithmetic functions with Signed or Unsigned values --USE ieee.numeric_std.ALL; ENTITY parity_generator_tb IS END parity_generator_tb; ARCHITECTURE behavior OF parity_generator_tb IS -- Component Declaration for the Unit Under Test (UUT) COMPONENT Parity_Generator PORT(d4 : IN std_logic; d3 : IN std_logic; d2 : IN std_logic; d1 : IN std_logic; Ham_code : OUT std_logic_vector(6 downto 0)); END COMPONENT; --Inputs signal clk : std_logic := '0'; signal d4 : std_logic := '1'; signal d3 : std_logic := '0'; signal d2 : std_logic := '1'; signal d1 : std_logic := '1'; --Outputs signal Ham_code : std_logic_vector(6 downto 0); -- No clocks detected in port list. Replace <clock> below with -- appropriate port name constant clk_period : time := 10 ns; BEGIN -- Instantiate the Unit Under Test (UUT) uut: Parity_Generator PORT MAP (d4 => d4, d3 => d3, d2 => d2, d1 => d1, Ham_code => Ham_code); -- Clock process definitions clock_process :process begin clk <= '0'; wait for clock_period/2; clk <= '1'; wait for clock_period/2; end process; -- Stimulus process stim_proc: process begin -- hold reset state for 100 ns. wait for 100 ns; wait for clock_period*10; -- insert stimulus here wait; end process; END;</p>			
<p>Counter library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; entity new_cnt is port(osc: in std_logic; -- 50MHz load, updown: in std_logic; sw: in std_logic_vector(3 downto 0); dout: out std_logic_vector(3 downto 0); clkref: out std_logic); end new_cnt; architecture cnt_beh of new_cnt is signal clk: std_logic; signal cnt10: std_logic_vector(3 downto 0); signal cnt : std_logic_vector(3 downto 0); begin clkref <= clk; process(osc) begin if rising_edge(osc) then if (cnt10 = 9) then cnt10 <= (others => '0'); clk <= '1'; elsif (cnt10 < 4) then cnt10 <= cnt10 + 1; clk <= '1'; else cnt10 <= cnt10 + 1; clk <= '0'; end if; end if; end process; process(clk, load, updown) begin if rising_edge(clk) then if (load = '1') then cnt <= sw; else if (updown = '1') then if (cnt = 9) then cnt <= "0000"; else cnt <= cnt + 1; end if; else if (cnt = 0) then cnt <= "1001"; else cnt <= cnt - 1; end if; end if; end process; dout <= cnt; end cnt_beh;</p>	<p>Finite State Machine library IEEE; use IEEE.std_logic_1164.all; entity fsm is port (clk, reset, x1 : IN std_logic; outp : OUT std_logic); end entity; architecture beh1 of fsm is type state_type is (s1,s2,s3, s4); signal state, next_state: state_type; begin process1: process (clk, reset) begin if (reset = '1') then state <= s1; elsif (clk = '1' and clk'Event) then state <= next_state; end if; end process process1; process2 : process (state, x1) begin case state is when s1 => if x1='1' then next_state <= s2; else next_state <= s3; end if; when s2 => next_state <= s4; when s3 => next_state <= s4; when s4 => next_state <= s1; end case; end process process2; process3 : process (state) begin case state is when s1 => outp <= '1'; when s2 => outp <= '1'; when s3 => outp <= '0'; when s4 => outp <= '0'; end case; end process process3; end beh1;</p>	<p>Assume asynchronous reset is used in this example:</p>				