## CpE 151 and EEE 234 CMOS and VLSI Design Quiz - 5

For CpE 151, 2 lowest grade questions will be dropped.


Why is  $t_{pdq}$  not relevant for Flip-Flops?


Because Flip-Flops are edge-triggered so D=Q at the posedge of

the clk only, otherwise Q = previous value

tpd not relavent because Flip - Flops are edge - triggered.

2. Figure below shows two implementations of a conventional CMOS latch. Annotate the maximum output voltage at the Q of each of the figures. Assume the input is driven by  $V_{\text{DD}}$ .






3. Identify the drawback of using the latch below from figure (c)

a. Output does not swing from rail-to-rail

(b.) The signal 'D' drives the diffusion input of the transistor, as a result, noise issues

c. State node is exposed, as a result, noise on the output can corrupt the state

d. None of the above




From the figure (d) below, identify the drawback:

a. Output does not swing from rail-to-rail

b. The signal 'D' drives the diffusion input of the transistor, as a result, noise issues

c.) State node is exposed, as a result, noise on the output can corrupt the state

d. None of the above






(Static/Dynamic).

6 How can you convert an active – high latch into an active – low latch?

Place an inverter after the input.



What is the expression for clock frequency  $(T_c)$  in terms of the propagation delay  $(t_p)$ , and the sequential overhead, not including the clock skew? (Max-Delay constraint)

$$t_p \leq T_c - (t_{setup} + t_{cd})$$
 $T_c \geq t_p + t_{setup} + t_{cd}$ 
 $T_c \geq t_{pcq} + t_{pd} + t_{setup}$ 

8. What is the expression for the contamination delay (tcd) in terms of the hold time (thold) and the clock to Q contamination delay ( $t_{ccq}$ )? Do not consider clock skew.

What is the expression for t<sub>pd</sub> in terms of the clock period (T<sub>C</sub>) and the sequencing overhead in the



10. What is the expression for the contamination delay (tcd) in terms of the hold time (thold) and the clock to Q contamination delay (t<sub>ccq</sub>)? Consider the effect of clock skew.