

Chip modelling

00=01 00

01

GCC

Specs(C model)

Testbench is in C language

RTL Architect

02

Soft copy of the Hardware  
using RTL (Verilog)

Soc Design Flow

Processor

Peripherals/IPs

ASIC Design Flow

Gate level  
Netlist(synth P1)

Macros(synth  
RTL)

Analog Ips(func  
RTL)

Synthesis


03

GPIOs

SoC integration

RTL2GDS

Floor planning ,  
Placement,  
cts,  
routing



Macros and Analog IP Libraries Hardened(hard  
macro- HM)  
Processor will be a soft logic  
In some cases ,processor is also HM

