# SIVARAM PADMASOLA

IFFG Apts, KPHB Colony 13th Phase, Kukatpally, Hyderabad 500085

 $|+91-9701766474\>|\>Email:\underline{sivaram.padmasola@gmail.com}\> \underline{f20200387@hyderabad.bits-pilani.ac.in}\> \underline{Github}\>\>\>\underline{Linkedin}\>\>\underline{Website}\>$ 

#### **OBJECTIVE**

Being a researcher in the field of VLSI and/or semiconductors.

#### **EDUCATION**

Bachelor of Engineering, Electronics and Communication

Expected August 2024

Engineering

Birla Institute of Technology and Sciences, Pilani – Hyderabad Campus

• Relevant Coursework: Analog and Digital VLSI Design, Microelectronic

Circuits, Electronic Devices, Digital Design, Modelling of Field Effect Nano

Devices, Computer Architecture, Analog Electronics, FPGA-based System

Design Lab, Microprocessor Programming and Interfacing

12th Grade graduation (SSC certification)

Completed June 2020

FIITJEE Junior College, Miyapur

10<sup>th</sup> Grade graduation (CBSE certification) *CHIREC International School, Kondapur* 

Completed June 2018

#### **SKILLS & ABILITIES**

**Programming Languages** 

• C/C++, Python, Java, Verilog, Assembly (8086 instruction set)

### Software and environments

- MATLAB and Code Composer Studio
- LTSPICE, HSPICE and Vivado
- Rizin and Ghidra

### **EXPERIENCE**

Summer intern

May 2022 to July 2022

Shris Infotech Pvt Ltd, Hyderabad

- Developed a C/C++ implementation of at\_lookup and / or at\_client (without persistence) at a minimum allowing a C/C++ programmer to create application code.
- Done for <u>The Atsign Foundation</u>

#### PROJECT AND RESEARCH WORK

Design of Ternary Logic Circuits

- Ongoing academic coursework project (informal) under <u>Dr. Syed Ershad Ahmed</u>
- Design of Ternary Logic Circuits is done using CNTFETs in HSPICE

## Design and Fabrication of 3 dB 180-degree Hybrid Coupler

- Completed academic coursework project under <u>Dr. Harish V Dixit</u>
- Design was done in AWR Microwave Office using FR-4 substrate

#### Music Genre Predictor using transfer learning

- Completed academic coursework project under <u>Dr. Paresh Saxena</u>
- Improvement was done on an existing project using Mixup Training and Test Time Augmentation

Ongoing coursework project for FPGA-based System Design Lab