6.4.8.2 Resume a DMA channel

To resume a DMA channel:

- 1. Enable the DMA service request on the appropriate channel by setting the relevant ERQ bit.
- 2. Enable the DMA service request at the peripheral.

For example, assume the SPI is set as a master for transmitting data via a DMA service request when the SPI_TXFIFO has an empty slot. The DMA transfers the next command and data to the TXFIFO upon the request. You must suspend the DMA/SPI transfer loop and perform the following steps:

- 1. Disable the DMA service request at the source by writing zero to SPI_RSER[TFFF_RE]. Confirm that SPI_RSER[TFFF_RE] is zero.
- 2. Ensure there is no DMA service request from the SPI by verifying that DMA_HRS[HRSn] is zero for the appropriate channel. If no service request is present, disable the DMA channel by clearing the channel's ERQ bit. If a service request is present, wait until the request has been processed and the HRS bit reads zero.

6.5 Memory map/register definition

The eDMA programming model consists of registers that provide:

- Control and status functions
- Channel configuration functions
- TCD definition functions


6.5.1 TCD memory

Each channel requires a 32-byte TCD to define the desired data movement operation. The channel descriptors are in local memory in sequential order: channel 0, channel 1, ... channel 31. Each TCDn definition comprises 11 registers of 16 or 32 bits.

6.5.2 TCD initialization

Before activating a channel, you must initialize its TCD with the appropriate transfer profile.

6.5.3 TCD structure



6.5.4 Reserved memory and fields

- Reading reserved fields in a register returns the value of zero.
- The eDMA ignores writes to reserved bits in a register.
- Reading or writing a reserved memory location generates a bus error.

6.5.5 DMA register descriptions

6.5.5.1 DMA memory map

DMA base address: 400E_8000h

Offset	Register	Width	Access	Reset value
		(In bits)		
0h	Control (CR)	32	RW	Table 6-8

Table continues on the next page...

i.MX RT1060 Processor Reference Manual, Rev. 3, 07/2021

Offset	Register	Width	Access	Reset value
		(In bits)		
4h	Error Status (ES)	32	RO	0000_0000h
Ch	Enable Request (ERQ)	32	RW	0000_0000h
14h	Enable Error Interrupt (EEI)	32	RW	0000_0000h
18h	Clear Enable Error Interrupt (CEEI)	8	WORZ	00h
19h	Set Enable Error Interrupt (SEEI)	8	WORZ	00h
1Ah	Clear Enable Request (CERQ)	8	WORZ	00h
1Bh	Set Enable Request (SERQ)	8	WORZ	00h
1Ch	Clear DONE Status Bit (CDNE)	8	WORZ	00h
1Dh	Set START Bit (SSRT)	8	WORZ	00h
1Eh	Clear Error (CERR)	8	WORZ	00h
1Fh	Clear Interrupt Request (CINT)	8	WORZ	00h
24h	Interrupt Request (INT)	32	W1C	0000_0000h
2Ch	Error (ERR)	32	W1C	0000_0000h
34h	Hardware Request Status (HRS)	32	RO	0000_0000h
44h	Enable Asynchronous Request in Stop (EARS)	32	RW	0000_0000h
100h	Channel Priority (DCHPRI3)	8	RW	03h
101h	Channel Priority (DCHPRI2)	8	RW	02h
102h	Channel Priority (DCHPRI1)	8	RW	01h
103h	Channel Priority (DCHPRI0)	8	RW	00h
104h	Channel Priority (DCHPRI7)	8	RW	07h
105h	Channel Priority (DCHPRI6)	8	RW	06h
106h	Channel Priority (DCHPRI5)	8	RW	05h
107h	Channel Priority (DCHPRI4)	8	RW	04h
108h	Channel Priority (DCHPRI11)	8	RW	0Bh
109h	Channel Priority (DCHPRI10)	8	RW	0Ah
10Ah	Channel Priority (DCHPRI9)	8	RW	09h
10Bh	Channel Priority (DCHPRI8)	8	RW	08h
10Ch	Channel Priority (DCHPRI15)	8	RW	0Fh
10Dh	Channel Priority (DCHPRI14)	8	RW	0Eh
10Eh	Channel Priority (DCHPRI13)	8	RW	0Dh
10Fh	Channel Priority (DCHPRI12)	8	RW	0Ch
110h	Channel Priority (DCHPRI19)	8	RW	13h
111h	Channel Priority (DCHPRI18)	8	RW	12h
112h	Channel Priority (DCHPRI17)	8	RW	11h
113h	Channel Priority (DCHPRI16)	8	RW	10h
114h	Channel Priority (DCHPRI23)	8	RW	17h
115h	Channel Priority (DCHPRI22)	8	RW	16h
116h	Channel Priority (DCHPRI21)	8	RW	15h
117h	Channel Priority (DCHPRI20)	8	RW	14h
118h	Channel Priority (DCHPRI27)	8	RW	1Bh

Table continues on the next page...

Offset	Register	Width	Access	Reset value
		(In bits)		
119h	Channel Priority (DCHPRI26)	8	RW	1Ah
11Ah	Channel Priority (DCHPRI25)	8	RW	19h
11Bh	Channel Priority (DCHPRI24)	8	RW	18h
11Ch	Channel Priority (DCHPRI31)	8	RW	1Fh
11Dh	Channel Priority (DCHPRI30)	8	RW	1Eh
11Eh	Channel Priority (DCHPRI29)	8	RW	1Dh
11Fh	Channel Priority (DCHPRI28)	8	RW	1Ch
1000h - 13E0h	TCD Source Address (TCD0_SADDR - TCD31_SADDR)	32	RW	Table 6-8
1004h - 13E4h	TCD Signed Source Address Offset (TCD0_SOFF - TCD31_SOFF)	16	RW	Table 6-8
1006h - 13E6h	TCD Transfer Attributes (TCD0_ATTR - TCD31_ATTR)	16	RW	Table 6-8
1008h - 13E8h	TCD Minor Byte Count (Minor Loop Mapping Disabled) (TCD0_NBYTES_MLNO - TCD31_NBYTES_MLNO)	32	RW	Table 6-8
1008h - 13E8h	TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled) (TCD0_NBYTES_MLOFFNO - TCD31_NBYTES_MLOFFNO)	32	RW	Table 6-8
1008h - 13E8h	TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled) (TCD0_NBYTES_MLOFFYES - TCD31_NBYTES_MLOFFYES)	32	RW	Table 6-8
100Ch - 13ECh	TCD Last Source Address Adjustment (TCD0_SLAST - TCD31_SLAST)	32	RW	Table 6-8
1010h - 13F0h	TCD Destination Address (TCD0_DADDR - TCD31_DADDR)	32	RW	Table 6-8
1014h - 13F4h	TCD Signed Destination Address Offset (TCD0_DOFF - TCD31_DOFF)	16	RW	Table 6-8
1016h - 13F6h	TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled) (TCD0_CITER_ELINKNO - TCD31_CITER_ELINKNO)	16	RW	Table 6-8
1016h - 13F6h	TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled) (TCD0_CITER_ELINKYES - TCD31_CITER_ELINKYES)	16	RW	Table 6-8
1018h - 13F8h	TCD Last Destination Address Adjustment/Scatter Gather Address (TCD0_DLASTSGA - TCD31_DLASTSGA)	32	RW	Table 6-8
101Ch - 13FCh	TCD Control and Status (TCD0_CSR - TCD31_CSR)	16	RW	Table 6-8
101Eh - 13FEh	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled) (TCD0_BITER_ELINKNO - TCD31_BITER_ELINKNO)	16	RW	Table 6-8
101Eh - 13FEh	TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled) (TCD0_BITER_ELINKYES - TCD31_BITER_ELINKYES)	16	RW	Table 6-8

6.5.5.2 Control (CR)

6.5.5.2.1 Offset

Register	Offset
CR	0h

6.5.5.2.2 Function

This register defines the basic operating configuration of the eDMA module. eDMA arbitrates channel service requests in two groups of 16 channels each:

- Group 1 contains channels 31-16
- Group 0 contains channels 15-0

You can configure arbitration within a group to use either a fixed-priority or a round-robin scheme. For fixed-priority arbitration, eDMA selects and executes the highest-priority channel that requests service. The channel priority registers assign the priorities (see the Channel Priority (DCHPRIO - DCHPRI31) registers). For round-robin arbitration, the eDMA engine ignores channel priorities and cycles through channels within each group from high to low channel number without regard to priority.

NOTE

For correct operation, you must write to this register only when the eDMA channels are inactive—that is, when $TCDn_CSR[ACTIVE] = 0$.

The group priorities operate in a similar fashion. In group fixed priority arbitration mode, channel service requests in the highest priority group are executed first, where priority level 1 is the highest and priority level 0 is the lowest. The group priorities are assigned in the GRPnPRI fields of the Control register (CR). All group priorities must have unique values prior to any channel service requests occurring; otherwise, a configuration error is reported. For group round robin arbitration, eDMA ignores the group priorities and the groups are cycled through (from high to low group number) without regard to priority.

Minor loop offsets are address-offset values to be added to the final source address (TCDn_SADDR) or destination address (TCDn_DADDR) when the minor loop completes. When you enable minor loop offsets, eDMA adds the minor loop offset (MLOFF) value to the final source address (TCDn_SADDR), to the final destination address (TCDn_DADDR), or to both, before it writes the addresses back into the TCD. If the major loop is complete, eDMA ignores the minor loop offset, and uses the major loop address offsets (TCDn_SLAST and TCDn_DLAST_SGA) to compute the next TCDn_SADDR and TCDn_DADDR values.

Enabling minor loop mapping (EMLM = 1) redefines TCDn word2. eDMA uses a portion of TCDn word2 for multiple fields:


119

- A source enable field (SMLOE) to specify the minor loop offset is to be applied to the source address (TCDn_SADDR) when the minor loop completes
- A destination enable field (DMLOE) to specify the minor loop offset to be applied to the destination address (TCDn_DADDR) when the minor loop completes
- The sign extended minor loop offset value (MLOFF).

eDMA uses the same offset value (MLOFF) for both source and destination minor loop offsets. When you enable either minor loop offset (SMLOE = 1 or DMLOE = 1), the NBYTES field reduces in size to 10 bits. When you disable both minor loop offsets (SMLOE = 0 and and DMLOE = 0), the NBYTES field is a 30-bit vector.

When you disable minor loop mapping (EMLM = 0), the NBYTES field contains all 32 bits of TCDn word2.

6.5.5.2.3 Diagram



6.5.5.2.4 Fields

Field	Function
31	eDMA Active Status
ACTIVE	0b - eDMA is idle 1b - eDMA is executing a channel
30-24	Reserved
_	
23-18	Reserved
_	
17	Cancel Transfer
СХ	When you write 1 to this field, the following actions take place:

Table continues on the next page...

i.MX RT1060 Processor Reference Manual, Rev. 3, 07/2021

Field	Function
	Stop the executing channel Force the minor loop to finish.
	The cancellation takes effect after the last write of the current read/write sequence. This field is automatically written with 0 after the cancellation completes. The cancellation retires the channel normally as if the minor loop completed. Ob - Normal operation 1b - Cancel the remaining data transfer
16	Error Cancel Transfer
ECX	When you write a 1 to this field, the following actions take place: • Stop the executing channel • Force the minor loop to finish.
	The cancellation takes effect after the last write of the current read/write sequence. This field is automatically reset to 0 after the cancellation completes. In addition to cancelling the transfer, eDMA: • Treats the cancel as an error condition • Updates the Error Status register (DMAx_ES) • Optionally generates an error interrupt.
	0b - Normal operation 1b - Cancel the remaining data transfer
15-11	Reserved
_	
10	Channel Group 1 Priority
GRP1PRI	Group 1 priority level when fixed priority group arbitration is enabled.
9	Reserved
_	
8	Channel Group 0 Priority
GRP0PRI	Group 0 priority level when fixed priority group arbitration is enabled.
7	Enable Minor Loop Mapping
EMLM	When the value of this field is 0, TCDn.word2 is a 32-bit NBYTES field. When the value of this field is 1, TCDn.word2 includes: • Individual enable fields • An offset field • The NBYTES field.
	The individual enable fields allow the minor loop offset to be applied to the source address, the destination address, or both. The NBYTES field reduces in size when either offset is enabled. 0b - Disabled 1b - Enabled
6	Continuous Link Mode
CLM	When the value of this field is 0, a minor loop channel link made to itself goes through channel arbitration before being activated again. When the value of this field is 1, a minor loop channel link made to itself does not go through channel arbitration before being activated again. When the minor loop completes, the channel activates again if that channel has a minor loop channel link enabled and the link channel is itself. This effectively applies the minor loop offsets and restarts the next minor loop.
	NOTE: Do not use continuous link mode with a channel linking to itself if there is only one minor loop iteration per service request, for example, if the channel's NBYTES value is the same as either the source or destination size. The same data transfer profile can be achieved by simply increasing the NBYTES value, which provides more efficient, faster processing. Ob - Continuous link mode is off

Table continues on the next page...

i.MX RT1060 Processor Reference Manual, Rev. 3, 07/2021

Field	Function
	1b - Continuous link mode is on
5	Halt eDMA Operations
HALT	When this field is 1 the following actions take place: • eDMA stalls the start of any new channels • Executing channels are allowed to complete.
	When you write 0 to this field, channel execution resumes. 0b - Normal operation 1b - eDMA operations halted
4	Halt On Error
HOE	When this field is 1, any error causes the eDMA engine to write 1 to the HALT field. Subsequently, the eDMA engine ignores all service requests until you write 0 to the HALT field. Ob - Normal operation 1b - Error causes HALT field to be automatically set to 1
3	Enable Round Robin Group Arbitration
ERGA	When you write 1 to this field, eDMA uses round robin arbitration for selection among the groups. Otherwise, eDMA uses fixed priority arbitration. 0b - Fixed priority arbitration 1b - Round robin arbitration
2	Enable Round Robin Channel Arbitration
ERCA	When you write 1 to this field, eDMA uses round robin arbitration for channel selection. Otherwise, eDMA uses fixed priority arbitration for channel selection. 0b - Fixed priority arbitration within each group 1b - Round robin arbitration within each group
1	Enable Debug
EDBG	When this field is 0 and the chip enters Debug mode, eDMA continues operation. When this field is 1, entry of the chip into Debug mode causes the eDMA to stall the start of a new channel. Executing channels are allowed to complete. Channel execution resumes when the chip exits Debug mode or you write 0 to this field. 0b - When the chip is in Debug mode, the eDMA continues to operate. 1b - When the chip is in debug mode, the DMA stalls the start of a new channel. Executing channels are allowed to complete.
0	Reserved
_	

6.5.5.3 Error Status (ES)

6.5.5.3.1 Offset

Register	Offset
ES	4h


6.5.5.3.2 Function

The ES register provides information concerning the most-recently recorded channel error. Channel errors can be caused by:

- A configuration error, that is:
 - An illegal setting in the transfer-control descriptor
 - An illegal priority register setting in fixed arbitration
- An error termination to a bus master read or write cycle
- A cancel transfer with error field that is 1 when a transfer is canceled via the corresponding cancel transfer control field

See Fault reporting and handling for more details.

6.5.5.3.3 Diagram



6.5.5.3.4 Fields

Field	Function
31	Logical OR of all ERR status fields
VLD	0b - No ERR fields are 1 1b - At least one ERR field has a value of 1, indicating a valid error exists that has not been cleared
30-17	Reserved
_	
16	Transfer Canceled
ECX	0b - No canceled transfers 1b - The most-recently recorded entry was a canceled transfer initiated by the error cancel transfer field
15	Group Priority Error
GPE	0b - No group priority error. 1b - The most-recently recorded error was a configuration error among the group priorities. All group priorities are not unique.
14	Channel Priority Error
CPE	0b - No channel priority error.1b - The most-recently recorded error was a configuration error in the channel priorities within a group. Channel priorities within a group are not unique.

Table continues on the next page...

Field	Function
13	Reserved
_	
12-8	Error Channel Number or Canceled Channel Number
ERRCHN	The channel number of the most-recently recorded error, excluding GPE and CPE errors or most-recently recorded error canceled transfer.
7 SAE	Source Address Error 0b - No source address configuration error. 1b - The most-recently recorded error was a configuration error detected in the TCDn_SADDR field. TCDn_SADDR is inconsistent with TCDn_ATTR[SSIZE].
6	Source Offset Error
SOE	0b - No source offset configuration error. 1b - The most-recently recorded error was a configuration error detected in the TCDn_SOFF field. TCDn_SOFF is inconsistent with TCDn_ATTR[SSIZE].
5	Destination Address Error
DAE	0b - No destination address configuration error. 1b - The most-recently recorded error was a configuration error detected in the TCDn_DADDR field. TCDn_DADDR is inconsistent with TCDn_ATTR[DSIZE].
4	Destination Offset Error
DOE	0b - No destination offset configuration error. 1b - The most-recently recorded error was a configuration error detected in the TCDn_DOFF field. TCDn_DOFF is inconsistent with TCDn_ATTR[DSIZE].
3 NCE	NBYTES/CITER Configuration Error 0b - No NBYTES/CITER configuration error. 1b - The most-recently recorded error was a configuration error detected in the TCDn_NBYTES or TCDn_CITER fields. TCDn_NBYTES is not a multiple of TCDn_ATTR[SSIZE] and TCDn_ATTR[DSIZE], or TCDn_CITER[CITER] = 0, or TCDn_CITER[ELINK] is not equal to TCDn_BITER[ELINK].
2	Scatter/Gather Configuration Error
SGE	When 1, this field indicates the most-recently recorded error was a configuration error detected in the TCDn_DLASTSGA field. eDMA checks This field at the beginning of a scatter/gather operation after major loop completion if TCDn_CSR[ESG] is enabled. TCDn_DLASTSGA is not on a 32-byte boundary. 0b - No scatter/gather configuration error. 1b - The most-recently recorded error was a configuration error detected in the TCDn_DLASTSGA field.
1	Source Bus Error
SBE	0b - No source bus error. 1b - The most-recently recorded error was a bus error on a source read.
0	Destination Bus Error
DBE	0b - No destination bus error. 1b - The most-recently recorded error was a bus error on a destination write.

6.5.5.4 Enable Request (ERQ)

i.MX RT1060 Processor Reference Manual, Rev. 3, 07/2021

6.5.5.4.1 Offset

Register	Offset
ERQ	Ch

6.5.5.4.2 Function


The ERQ register provides a bit map for the 32 channels to enable the request signal for each channel. The state of any given channel enable is directly affected by writes to this register; it is also affected by writes to the SERQ and CERQ registers. These registers are provided so the request enable for a single channel can easily be modified without needing to perform a read-modify-write sequence to this register.

DMA request input signals and this enable request field must be set to 1 before a channel's hardware service request is accepted. The state of the DMA enable request field does not affect a channel service request made explicitly through software or a linked channel request.

NOTE

Disable a channel's hardware service request at the source before writing 0 to the channel's ERQ field.

6.5.5.4.3 Diagram



6.5.5.4.4 Fields

Field	Function
31	Enable DMA Request 31
ERQ31	0b - The DMA request signal for channel 31 is disabled 1b - The DMA request signal for channel 31 is enabled

Table continues on the next page...

Enable DMA Request signal for channel 30 is disabled to - The DMA request signal for channel 30 is enabled to - The DMA request signal for channel 29 is disabled to - The DMA request signal for channel 29 is enabled 10 - The DMA request signal for channel 29 is enabled 10 - The DMA request signal for channel 29 is enabled 10 - The DMA request signal for channel 28 is disabled 10 - The DMA request signal for channel 28 is disabled 10 - The DMA request signal for channel 28 is enabled 10 - The DMA request signal for channel 27 is disabled 10 - The DMA request signal for channel 27 is disabled 10 - The DMA request signal for channel 27 is enabled 10 - The DMA request signal for channel 27 is enabled 10 - The DMA request signal for channel 26 is disabled 10 - The DMA request signal for channel 26 is disabled 10 - The DMA request signal for channel 26 is disabled 10 - The DMA request signal for channel 28 is enabled 10 - The DMA request signal for channel 28 is enabled 10 - The DMA request signal for channel 28 is enabled 10 - The DMA request signal for channel 28 is enabled 10 - The DMA request signal for channel 24 is disabled 10 - The DMA request signal for channel 24 is enabled 10 - The DMA request signal for channel 28 is enabled 10 - The DMA request signal for channel 28 is enabled 10 - The DMA request signal for channel 28 is disabled 10 - The DMA request signal for channel 28 is disabled 10 - The DMA request signal for channel 28 is disabled 10 - The DMA request signal for channel 29 is enabled 10 - The DMA request signal for channel 29 is enabled 10 - The DMA request signal for channel 21 is disabled 10 - The DMA request signal for channel 21 is disabled 10 - The DMA request signal for channel 21 is enabled 10 - The DMA request signal for channel 12 is enabled 10 - The DMA request signal for channel 11 is enabled 10 - The DMA request signal for channel 11 is disabled 10 - The DMA request signal for channel 11 is enabled 10 - The DMA request signal for channel 11 is enabled 10 - The DMA request signal for ch	Field	Function
BR030 0b - The DMA request signal for channel 30 is disabled 1b - The DMA request signal for channel 30 is enabled 29 Enable DMA Request signal for channel 29 is disabled 1b - The DMA request signal for channel 29 is enabled 1b - The DMA request signal for channel 28 is disabled 1b - The DMA request signal for channel 28 is enabled 20 b - The DMA request signal for channel 28 is enabled 1b - The DMA request signal for channel 27 is disabled 1b - The DMA request signal for channel 27 is disabled 1b - The DMA request signal for channel 27 is enabled 2b - The DMA request signal for channel 27 is enabled 2b - The DMA request signal for channel 27 is enabled 2b - The DMA request signal for channel 25 is disabled 2b - The DMA request signal for channel 26 is disabled 2b - The DMA request signal for channel 26 is disabled 2b - The DMA request signal for channel 25 is enabled 2b - The DMA request signal for channel 25 is enabled 2b - The DMA request signal for channel 25 is enabled 2b - The DMA request signal for channel 25 is disabled 2b - The DMA request signal for channel 25 is disabled 2b - The DMA request signal for channel 25 is disabled 2b - The DMA request signal for channel 23 is disabled 2b - The DMA request signal for channel 23 is enabled 2b - The DMA request signal for channel 25 is disabled 2b - The DMA request signal for channel 25 is disabled 2b - The DMA request signal for channel 25 is disabled 2b - The DMA request signal for channel 25 is disabled 2b - The DMA request signal for channel 25 is disabled 2b - The DMA request signal for channel 21 is disabled 2b - The DMA request signal for channel 21 is disabled 2b - The DMA request signal for channel 21 is disabled 2b - The DMA request signal for channel 21 is disabled 2b - The DMA request signal for channel 21 is disabled 2b - The DMA request signal for channel 19 is disabled 2b - The DMA request signal for channel 19 is disabled 2b - The DMA request signal for channel 19 is enabled 2b - The DMA request signal for channel 16 is enabled 2b - The DMA r	30	Enable DMA Request 30
ERQ29 0b - The DMA request signal for channel 29 is disabled 1b - The DMA request 28 0b - The DMA request signal for channel 28 is disabled 1b - The DMA request signal for channel 28 is disabled 1b - The DMA request signal for channel 28 is enabled 27 ERQ27 0b - The DMA request signal for channel 27 is disabled 1b - The DMA request signal for channel 27 is disabled 1b - The DMA request signal for channel 27 is enabled 26 Enable DMA Request 26 0b - The DMA request signal for channel 26 is disabled 1b - The DMA request signal for channel 26 is disabled 1b - The DMA request signal for channel 26 is enabled 25 ERQ25 ERQ25 Ch - The DMA request signal for channel 25 is disabled 1b - The DMA request signal for channel 25 is disabled 1b - The DMA request signal for channel 25 is disabled 1b - The DMA request signal for channel 24 is disabled 1b - The DMA request signal for channel 24 is disabled 1b - The DMA request signal for channel 24 is disabled 1b - The DMA request signal for channel 24 is enabled 23 ERQ24 24 Enable DMA Request 23 25 ERQ25 26 Enable DMA Request 23 27 Enable DMA request signal for channel 23 is disabled 28 Enable DMA request signal for channel 22 is disabled 29 Enable DMA request signal for channel 22 is disabled 20 Enable DMA Request 22 0b - The DMA request signal for channel 21 is disabled 1b - The DMA request signal for channel 21 is enabled 20 Enable DMA Request 20 0b - The DMA request signal for channel 21 is disabled 1b - The DMA request signal for channel 21 is disabled 1b - The DMA request signal for channel 21 is disabled 1b - The DMA request signal for channel 21 is enabled Enable DMA Request 19 0b - The DMA request signal for channel 19 is disabled 1b - The DMA request signal for channel 19 is disabled 1b - The DMA request signal for channel 19 is enabled Enable DMA Request 19 0b - The DMA request signal for channel 19 is disabled 1b - The DMA request signal for channel 19 is disabled 1b - The DMA request signal for channel 19 is d	ERQ30	0b - The DMA request signal for channel 30 is disabled
Enable DMA Request signal for channel 29 is enabled Enable DMA request signal for channel 28 is disabled 1b - The DMA request signal for channel 28 is disabled 1b - The DMA request signal for channel 28 is enabled Enable DMA Request 27 0b - The DMA request signal for channel 27 is disabled 1b - The DMA request signal for channel 27 is disabled 1b - The DMA request signal for channel 27 is enabled Enable DMA Request 26 0b - The DMA request signal for channel 26 is disabled 1b - The DMA request signal for channel 26 is disabled 1b - The DMA request signal for channel 25 is disabled 1b - The DMA request signal for channel 25 is disabled 1b - The DMA request signal for channel 25 is disabled 1b - The DMA request signal for channel 25 is enabled Enable DMA Request 24 0b - The DMA request signal for channel 24 is disabled 1b - The DMA request signal for channel 24 is disabled 1b - The DMA request signal for channel 24 is enabled Enable DMA Request 23 0b - The DMA request signal for channel 23 is enabled Enable DMA Request 22 2c Enable DMA Request 22 1b - The DMA request signal for channel 22 is disabled 1b - The DMA request signal for channel 22 is disabled 1b - The DMA request signal for channel 22 is disabled 1b - The DMA request signal for channel 21 is disabled 1b - The DMA request signal for channel 21 is disabled 1b - The DMA request signal for channel 21 is disabled 1b - The DMA request signal for channel 21 is disabled 1b - The DMA request signal for channel 21 is disabled 1b - The DMA request signal for channel 21 is disabled 1b - The DMA request signal for channel 21 is disabled 1b - The DMA request signal for channel 19 is disabled 1b - The DMA request signal for channel 19 is disabled 1b - The DMA request signal for channel 19 is disabled 1b - The DMA request signal for channel 18 is disabled 1b - The DMA request signal for channel 18 is disabled 1b - The DMA request signal for channel 18 is disabled 1b - The DMA request signal for channel 18 is disabled 1b - The DMA request signal for channel 16 is	29	
ERQ28 0b - The DMA request signal for channel 28 is disabled 1b - The DMA request signal for channel 28 is enabled 27 ERQ27 0b - The DMA request signal for channel 27 is disabled 1b - The DMA request signal for channel 27 is disabled 1b - The DMA request signal for channel 27 is disabled 1b - The DMA request signal for channel 26 is disabled 1b - The DMA request signal for channel 26 is disabled 1b - The DMA request signal for channel 26 is disabled 1b - The DMA request signal for channel 25 is enabled 25 ERQ25 0b - The DMA request signal for channel 25 is disabled 1b - The DMA request signal for channel 25 is enabled 24 Enable DMA Request 24 0b - The DMA request signal for channel 24 is disabled 1b - The DMA request signal for channel 24 is disabled 1b - The DMA request signal for channel 24 is enabled 23 Enable DMA Request 23 0b - The DMA request signal for channel 23 is disabled 1b - The DMA request signal for channel 23 is disabled 1b - The DMA request signal for channel 23 is disabled 1b - The DMA request signal for channel 23 is enabled Enable DMA Request 22 0b - The DMA request signal for channel 22 is disabled 1b - The DMA request signal for channel 21 is disabled 1b - The DMA request signal for channel 22 is enabled Enable DMA Request 21 0b - The DMA request signal for channel 21 is disabled 1b - The DMA request signal for channel 21 is enabled Enable DMA Request 20 0b - The DMA request signal for channel 20 is disabled 1b - The DMA request signal for channel 19 is disabled 1b - The DMA request signal for channel 19 is disabled 1b - The DMA request signal for channel 19 is disabled 1b - The DMA request signal for channel 18 is disabled 1b - The DMA request signal for channel 18 is disabled 1b - The DMA request signal for channel 18 is disabled 1b - The DMA request signal for channel 17 is disabled 1b - The DMA request signal for channel 17 is disabled 1b - The DMA request signal for channel 16 is disabled 1b - The DMA request signal for channel 16 is disabled 1b - The DMA request sig	ERQ29	
ER025 Enable DMA Request signal for channel 28 is enabled 26 Enable DMA request signal for channel 27 is disabled 16 - The DMA request signal for channel 27 is enabled 26 Enable DMA Request signal for channel 26 is disabled 16 - The DMA request signal for channel 26 is disabled 17 - The DMA request signal for channel 26 is enabled 28 - Enable DMA Request signal for channel 25 is disabled 29 - The DMA request signal for channel 25 is disabled 20 - The DMA request signal for channel 25 is enabled 20 - The DMA request signal for channel 24 is disabled 21 - Enable DMA Request 24 22 - Enable DMA Request signal for channel 24 is enabled 23 - Enable DMA request signal for channel 24 is enabled 24 - Enable DMA request signal for channel 23 is enabled 25 - Enable DMA Request 23 26 - The DMA request signal for channel 23 is enabled 27 - The DMA request signal for channel 22 is enabled 28 - Enable DMA Request 22 29 - The DMA request signal for channel 22 is enabled 20 - The DMA request signal for channel 22 is disabled 20 - The DMA request signal for channel 21 is disabled 21 - Enable DMA Request 21 22 - Enable DMA Request 21 23 - The DMA request signal for channel 21 is disabled 24 - The DMA request signal for channel 21 is disabled 25 - The DMA request signal for channel 20 is disabled 26 - The DMA request signal for channel 20 is disabled 27 - The DMA request signal for channel 20 is disabled 28 - The DMA request signal for channel 19 is disabled 29 - The DMA request signal for channel 19 is disabled 20 - The DMA request signal for channel 19 is disabled 20 - The DMA request signal for channel 19 is disabled 21 - The DMA request signal for channel 19 is disabled 29 - The DMA request signal for channel 19 is disabled 20 - The DMA request signal for channel 19 is disabled 20 - The DMA request signal for channel 19 is disabled 21 - The DMA request signal for channel 16 is disabled 22 - The DMA request signal for channel 16 is disabled 29 - The DMA request signal for channel 15 is d	28	
ER027 0b - The DMA request signal for channel 27 is disabled 1b - The DMA request signal for channel 27 is enabled 26 ER026 0b - The DMA request signal for channel 26 is disabled 1b - The DMA request signal for channel 26 is disabled 1b - The DMA request signal for channel 26 is enabled 25 ER025 0b - The DMA request signal for channel 25 is disabled 1b - The DMA request signal for channel 25 is disabled 1b - The DMA request signal for channel 25 is enabled 24 ER024 0b - The DMA request signal for channel 24 is disabled 1b - The DMA request signal for channel 24 is disabled 1b - The DMA request signal for channel 23 is disabled 1b - The DMA request signal for channel 23 is disabled 1b - The DMA request signal for channel 23 is enabled 1b - The DMA request signal for channel 23 is enabled 1b - The DMA request signal for channel 22 is disabled 1b - The DMA request signal for channel 22 is disabled 1b - The DMA request signal for channel 21 is disabled 1b - The DMA request signal for channel 21 is disabled 1b - The DMA request signal for channel 21 is enabled 2c Enable DMA Request 20 1b - The DMA request signal for channel 20 is disabled 1b - The DMA request signal for channel 20 is disabled 1b - The DMA request signal for channel 20 is enabled 1b - The DMA request signal for channel 20 is enabled 1b - The DMA request signal for channel 19 is enabled 1b - The DMA request signal for channel 19 is enabled 1b - The DMA request signal for channel 18 is enabled 1b - The DMA request signal for channel 18 is enabled 1b - The DMA request signal for channel 17 is disabled 1b - The DMA request signal for channel 17 is disabled 1b - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is disabled 1b - The DMA request	ERQ28	
ENG26 Enable DMA Request signal for channel 27 is enabled ERQ26 Do - The DMA request signal for channel 26 is disabled 1b - The DMA request signal for channel 26 is disabled 1b - The DMA request signal for channel 26 is enabled Enable DMA Request 25 Do - The DMA request signal for channel 25 is disabled 1b - The DMA request signal for channel 25 is disabled 1b - The DMA request signal for channel 25 is enabled Enable DMA Request 24 Enable DMA Request 29 Do - The DMA request signal for channel 24 is disabled 1b - The DMA request signal for channel 24 is enabled Enable DMA Request 23 Do - The DMA request signal for channel 23 is disabled 1b - The DMA request signal for channel 23 is disabled 1b - The DMA request signal for channel 23 is enabled Enable DMA Request 22 Do - The DMA request signal for channel 22 is disabled 1b - The DMA request signal for channel 22 is disabled 1b - The DMA request signal for channel 22 is disabled 1b - The DMA request signal for channel 21 is disabled 1b - The DMA request signal for channel 21 is disabled 1b - The DMA request signal for channel 21 is enabled Enable DMA Request 20 Do - The DMA request signal for channel 20 is disabled 1b - The DMA request signal for channel 20 is disabled 1b - The DMA request signal for channel 19 is disabled 1b - The DMA request signal for channel 19 is disabled 1b - The DMA request signal for channel 19 is disabled 1b - The DMA request signal for channel 18 is disabled 1b - The DMA request signal for channel 18 is disabled 1b - The DMA request signal for channel 17 is enabled Enable DMA Request 17 Do - The DMA request signal for channel 17 is disabled 1b - The DMA request signal for channel 17 is enabled Enable DMA Request 16 Db - The DMA request signal for channel 16 is disabled 1b - The DMA request signal for channel 16 is disabled 1b - The DMA request signal for channel 16 is disabled 1b - The DMA request signal for channel 16 is disabled 1b - The DMA request signal for channel 15 is enabled Enable DMA Request 15 Db - The DMA	27	
BR026	ERQ27	
1b - The DMA request signal for channel 26 is enabled 25 Enable DMA Request 25 60 - The DMA request signal for channel 25 is disabled 1b - The DMA request signal for channel 25 is enabled 24 Enable DMA Request 24 60 - The DMA request signal for channel 24 is disabled 1b - The DMA request signal for channel 24 is enabled 23 Enable DMA Request 23 60 - The DMA request signal for channel 23 is disabled 1b - The DMA request signal for channel 23 is disabled 1b - The DMA request signal for channel 23 is enabled 22 Enable DMA Request 22 60 - The DMA request signal for channel 22 is disabled 1b - The DMA request signal for channel 22 is disabled 1b - The DMA request signal for channel 21 is disabled 1b - The DMA request signal for channel 21 is disabled 1b - The DMA request signal for channel 21 is enabled 20 Enable DMA Request 20 60 - The DMA request signal for channel 20 is disabled 1b - The DMA request signal for channel 20 is disabled 1b - The DMA request signal for channel 20 is enabled 19 Enable DMA Request 19 60 - The DMA request signal for channel 19 is disabled 1b - The DMA request signal for channel 19 is enabled 18 Enable DMA Request 18 60 - The DMA request signal for channel 18 is disabled 1b - The DMA request signal for channel 18 is enabled 17 Enable DMA Request 18 60 - The DMA request signal for channel 17 is disabled 1b - The DMA request signal for channel 17 is disabled 1b - The DMA request signal for channel 17 is disabled 1b - The DMA request signal for channel 16 is disabled 1b - The DMA request signal for channel 16 is disabled 1b - The DMA request signal for channel 16 is disabled 1b - The DMA request signal for channel 16 is disabled 1b - The DMA request signal for channel 16 is disabled 1b - The DMA request signal for channel 16 is disabled 1b - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is disabled 1b - The DMA request signal fo	26	
ERQ25 0b - The DMA request signal for channel 25 is disabled 1b - The DMA request signal for channel 25 is enabled 24 Enable DMA Request 24 0b - The DMA request signal for channel 24 is disabled 1b - The DMA request signal for channel 24 is disabled 23 Enable DMA Request 23 0b - The DMA request signal for channel 23 is disabled 1b - The DMA request signal for channel 23 is enabled 22 Enable DMA Request 22 0b - The DMA request signal for channel 22 is disabled 1b - The DMA request signal for channel 22 is disabled 1b - The DMA request signal for channel 22 is enabled 21 Enable DMA Request 21 0b - The DMA request signal for channel 21 is disabled 1b - The DMA request signal for channel 21 is enabled 20 Enable DMA Request 20 0b - The DMA request signal for channel 20 is disabled 1b - The DMA request signal for channel 20 is disabled 1b - The DMA request signal for channel 19 is disabled 1b - The DMA request signal for channel 19 is disabled 1b - The DMA request signal for channel 19 is disabled 1b - The DMA request signal for channel 19 is enabled 18 Enable DMA Request 18 0b - The DMA request signal for channel 18 is disabled 1b - The DMA request signal for channel 18 is disabled 1b - The DMA request signal for channel 18 is enabled 17 Enable DMA Request 17 0b - The DMA request signal for channel 17 is enabled 1b - The DMA request signal for channel 17 is enabled 1b - The DMA request signal for channel 17 is enabled 1b - The DMA request signal for channel 16 is disabled 1b - The DMA request signal for channel 16 is disabled 1b - The DMA request signal for channel 16 is disabled 1b - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 16 is enabled 15 Enable DMA Request 15 0b - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is disabled	ERQ26	
1b - The DMA request signal for channel 25 is enabled 24	25	
ERQ24 Ob - The DMA request signal for channel 24 is disabled 1b - The DMA request signal for channel 24 is enabled Enable DMA Request 23 Ob - The DMA request signal for channel 23 is disabled 1b - The DMA request signal for channel 23 is disabled 1b - The DMA request signal for channel 23 is enabled Enable DMA Request 22 Ob - The DMA request signal for channel 22 is disabled 1b - The DMA request signal for channel 22 is disabled 1b - The DMA request signal for channel 21 is disabled 1b - The DMA request signal for channel 21 is disabled 1b - The DMA request signal for channel 21 is enabled EnQ20 Enable DMA Request 20 Ob - The DMA request signal for channel 20 is disabled 1b - The DMA request signal for channel 20 is enabled 19 Enable DMA Request 19 Ob - The DMA request signal for channel 19 is disabled 1b - The DMA request signal for channel 19 is enabled 18 Enable DMA Request 18 Ob - The DMA request signal for channel 18 is disabled 1b - The DMA request signal for channel 18 is disabled 1b - The DMA request signal for channel 18 is enabled 17 Enable DMA Request 17 Ob - The DMA request signal for channel 17 is disabled 1b - The DMA request signal for channel 17 is enabled 16 Enable DMA Request 16 Ob - The DMA request signal for channel 16 is disabled 1b - The DMA request signal for channel 16 is disabled 1b - The DMA request signal for channel 16 is disabled 1b - The DMA request signal for channel 16 is enabled Enable DMA Request 15 Ob - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is disabled	ERQ25	
ENG24 1b - The DMA request signal for channel 24 is enabled 23 Enable DMA Request 23 0b - The DMA request signal for channel 23 is disabled 1b - The DMA request signal for channel 23 is enabled 22 Enable DMA Request 22 0b - The DMA request signal for channel 22 is disabled 1b - The DMA request signal for channel 22 is disabled 1b - The DMA request signal for channel 21 is disabled 1b - The DMA request signal for channel 21 is disabled 1b - The DMA request signal for channel 21 is enabled 20 Enable DMA Request 20 0b - The DMA request signal for channel 20 is disabled 1b - The DMA request signal for channel 20 is enabled 19 Enable DMA Request 19 0b - The DMA request signal for channel 19 is disabled 1b - The DMA request signal for channel 19 is enabled 18 Enable DMA Request 18 0b - The DMA request signal for channel 18 is disabled 1b - The DMA request signal for channel 18 is disabled 1b - The DMA request signal for channel 18 is enabled 17 Enable DMA Request 17 0b - The DMA request signal for channel 17 is disabled 1b - The DMA request signal for channel 17 is disabled 1b - The DMA request signal for channel 17 is enabled 16 Enable DMA Request 16 0b - The DMA request signal for channel 16 is enabled 15 Enable DMA Request 15 0b - The DMA request signal for channel 16 is enabled 15 Enable DMA Request 15 0b - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 16 is enabled	24	
BR023 Ob - The DMA request signal for channel 23 is disabled 1b - The DMA request signal for channel 23 is enabled ER022 ER022 ER022 Do - The DMA request signal for channel 22 is disabled 1b - The DMA request signal for channel 22 is disabled 1b - The DMA request signal for channel 22 is enabled ER021 ER021 Do - The DMA request signal for channel 21 is disabled 1b - The DMA request signal for channel 21 is enabled 20 ER020 ER020 Do - The DMA request signal for channel 20 is disabled 1b - The DMA request signal for channel 20 is enabled ER020 Do - The DMA request signal for channel 19 is disabled 1b - The DMA request signal for channel 19 is enabled ER019 ER019 ER019 Do - The DMA request signal for channel 19 is disabled 1b - The DMA request signal for channel 18 is disabled 1b - The DMA request signal for channel 18 is enabled ER018 ER018 Do - The DMA request signal for channel 17 is disabled 1b - The DMA request signal for channel 17 is enabled ER017 ER017 Do - The DMA request signal for channel 17 is enabled Enable DMA Request 16 Ob - The DMA request signal for channel 16 is disabled 1b - The DMA request signal for channel 16 is enabled ER016 ER016 ER017 ER017 ER017 ER018 ER018 ER018 DMA Request 16 Ob - The DMA request signal for channel 16 is disabled 1b - The DMA request signal for channel 16 is disabled 1b - The DMA request signal for channel 16 is enabled ER016 ER016 ER017 ER017 ER017 ER018 ER018 ER018 ER019 DMA Request 16 Ob - The DMA request signal for channel 16 is disabled 1b - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is disab	ERQ24	
Enable DMA Request signal for channel 23 is enabled 22	23	
ERQ22 Ob - The DMA request signal for channel 22 is disabled 1b - The DMA request signal for channel 22 is enabled 21 ERQ21 Db - The DMA request signal for channel 21 is disabled 1b - The DMA request signal for channel 21 is enabled 20 Enable DMA Request 20 Ob - The DMA request signal for channel 20 is disabled 1b - The DMA request signal for channel 20 is enabled 19 Enable DMA Request 19 Ob - The DMA request signal for channel 19 is disabled 1b - The DMA request signal for channel 19 is enabled 18 ERQ19 Db - The DMA request signal for channel 19 is enabled 18 ERQ18 Ob - The DMA request signal for channel 18 is disabled 1b - The DMA request signal for channel 18 is enabled 17 Enable DMA Request 17 Ob - The DMA request signal for channel 17 is disabled 1b - The DMA request signal for channel 17 is enabled 16 Enable DMA Request 16 Ob - The DMA request signal for channel 16 is disabled 1b - The DMA request signal for channel 16 is disabled 1b - The DMA request signal for channel 16 is enabled 15 Enable DMA Request 15 Ob - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is enabled 15 Enable DMA Request 15 Ob - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is enabled	ERQ23	
ERQ22 1b - The DMA request signal for channel 22 is enabled 21 Enable DMA Request 21 0b - The DMA request signal for channel 21 is disabled 1b - The DMA request signal for channel 21 is enabled 20 Enable DMA Request 20 0b - The DMA request signal for channel 20 is disabled 1b - The DMA request signal for channel 20 is enabled 19 Enable DMA Request 19 0b - The DMA request signal for channel 19 is disabled 1b - The DMA request signal for channel 19 is enabled 18 Enable DMA Request 18 0b - The DMA request signal for channel 18 is disabled 1b - The DMA request signal for channel 18 is enabled 17 Enable DMA Request 17 0b - The DMA request signal for channel 17 is disabled 1b - The DMA request signal for channel 17 is enabled 16 Enable DMA Request 16 0b - The DMA request signal for channel 17 is enabled 16 Enable DMA Request 16 0b - The DMA request signal for channel 16 is disabled 1b - The DMA request signal for channel 16 is enabled 15 Enable DMA Request 15 0b - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 16 is disabled 1b - The DMA request signal for channel 16 is disabled 1b - The DMA request signal for channel 17 is disabled 1b - The DMA request signal for channel 18 is disabled 1b - The DMA request signal for channel 19 is disabled 1b - The DMA request signal for channel 19 is disabled	22	
BRQ21	ERQ22	
ERQ21 1b - The DMA request signal for channel 21 is enabled 20 Enable DMA Request 20 0b - The DMA request signal for channel 20 is disabled 1b - The DMA request signal for channel 20 is enabled 19 Enable DMA Request 19 0b - The DMA request signal for channel 19 is disabled 1b - The DMA request signal for channel 19 is enabled 18 Enable DMA Request 18 0b - The DMA request signal for channel 18 is disabled 1b - The DMA request signal for channel 18 is enabled 17 Enable DMA Request 17 0b - The DMA request signal for channel 17 is disabled 1b - The DMA request signal for channel 17 is enabled 16 Enable DMA Request 16 0b - The DMA request signal for channel 16 is disabled 1b - The DMA request signal for channel 16 is enabled 15 Enable DMA Request 15 0b - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is enabled 14 Enable DMA Request 14 0b - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is enabled	21	
BRQ20 Ob - The DMA request signal for channel 20 is disabled 1b - The DMA request signal for channel 20 is enabled PRQ19 Enable DMA Request 19 Ob - The DMA request signal for channel 19 is disabled 1b - The DMA request signal for channel 19 is enabled Enable DMA Request 18 Ob - The DMA request signal for channel 18 is disabled 1b - The DMA request signal for channel 18 is enabled Enable DMA Request 17 Ob - The DMA request signal for channel 17 is disabled 1b - The DMA request signal for channel 17 is enabled Enable DMA Request 16 Ob - The DMA request signal for channel 16 is disabled 1b - The DMA request signal for channel 16 is enabled Enable DMA Request 15 Ob - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is enabled Enable DMA Request 15 Ob - The DMA request signal for channel 15 is enabled Enable DMA Request 14 Ob - The DMA request signal for channel 15 is enabled	ERQ21	
1b - The DMA request signal for channel 20 is enabled 19	20	
BRQ19 Ob - The DMA request signal for channel 19 is disabled 1b - The DMA request signal for channel 19 is enabled 18 Enable DMA Request 18 Ob - The DMA request signal for channel 18 is disabled 1b - The DMA request signal for channel 18 is enabled 17 ERQ17 Enable DMA Request 17 Ob - The DMA request signal for channel 17 is disabled 1b - The DMA request signal for channel 17 is enabled 16 Enable DMA Request 16 Ob - The DMA request signal for channel 16 is disabled 1b - The DMA request signal for channel 16 is enabled 15 Enable DMA Request 15 Ob - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is enabled	ERQ20	
18 Enable DMA Request 18 Ob - The DMA request signal for channel 19 is enabled 18 ERQ18 Ob - The DMA request signal for channel 18 is disabled 1b - The DMA request signal for channel 18 is enabled 17 Enable DMA Request 17 Ob - The DMA request signal for channel 17 is disabled 1b - The DMA request signal for channel 17 is enabled 16 Enable DMA Request 16 Ob - The DMA request signal for channel 16 is disabled 1b - The DMA request signal for channel 16 is enabled 15 Enable DMA Request 15 Ob - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is enabled 14 Enable DMA Request 14 Ob - The DMA request signal for channel 14 is disabled	19	
BRQ18 Ob - The DMA request signal for channel 18 is disabled 1b - The DMA request signal for channel 18 is enabled 17 Enable DMA Request 17 Ob - The DMA request signal for channel 17 is disabled 1b - The DMA request signal for channel 17 is enabled 16 Enable DMA Request 16 Ob - The DMA request signal for channel 16 is disabled 1b - The DMA request signal for channel 16 is enabled 15 Enable DMA Request 15 Ob - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is enabled 14 Enable DMA Request 14 Ob - The DMA request signal for channel 14 is disabled	ERQ19	· · ·
1b - The DMA request signal for channel 18 is enabled 17	18	
BRQ17 Ob - The DMA request signal for channel 17 is disabled 1b - The DMA request signal for channel 17 is enabled 16 Enable DMA Request 16 Ob - The DMA request signal for channel 16 is disabled 1b - The DMA request signal for channel 16 is enabled 15 Enable DMA Request 15 Ob - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is enabled 14 Enable DMA Request 14 Ob - The DMA request signal for channel 14 is disabled	ERQ18	
16 Enable DMA Request 16 16 Ob - The DMA request signal for channel 16 is disabled 15 Enable DMA Request 15 ERQ15 Ob - The DMA request signal for channel 16 is enabled 15 Enable DMA Request 15 Ob - The DMA request signal for channel 15 is disabled 15 The DMA request signal for channel 15 is enabled 14 Enable DMA Request 14 Ob - The DMA request signal for channel 14 is disabled	17	
BRQ16 Ob - The DMA request signal for channel 16 is disabled 1b - The DMA request signal for channel 16 is enabled Enable DMA Request 15 Ob - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is enabled 14 Enable DMA Request 14 Ob - The DMA request signal for channel 14 is disabled	ERQ17	
1b - The DMA request signal for channel 16 is enabled 15	16	
Db - The DMA request signal for channel 15 is disabled 1b - The DMA request signal for channel 15 is enabled 14 Enable DMA Request 14 Ob - The DMA request signal for channel 14 is disabled	ERQ16	
1b - The DMA request signal for channel 15 is enabled 14 Enable DMA Request 14 Ob - The DMA request signal for channel 14 is disabled	15	
0h - The DMA request signal for channel 14 is disabled	ERQ15	
ERQ14 Ob - The DMA request signal for channel 14 is disabled	14	
	ERQ14	0b - The DMA request signal for channel 14 is disabled

Table continues on the next page...

Field	Function
	1b - The DMA request signal for channel 14 is enabled
13 ERQ13	Enable DMA Request 13 0b - The DMA request signal for channel 13 is disabled 1b - The DMA request signal for channel 13 is enabled
12 ERQ12	Enable DMA Request 12 0b - The DMA request signal for channel 12 is disabled 1b - The DMA request signal for channel 12 is enabled
11 ERQ11	Enable DMA Request 11 0b - The DMA request signal for channel 11 is disabled 1b - The DMA request signal for channel 11 is enabled
10 ERQ10	Enable DMA Request 10 0b - The DMA request signal for channel 10 is disabled 1b - The DMA request signal for channel 10 is enabled
9 ERQ9	Enable DMA Request 9 0b - The DMA request signal for channel 9 is disabled 1b - The DMA request signal for channel 9 is enabled
8 ERQ8	Enable DMA Request 8 0b - The DMA request signal for channel 8 is disabled 1b - The DMA request signal for channel 8 is enabled
7 ERQ7	Enable DMA Request 7 0b - The DMA request signal for channel 7 is disabled 1b - The DMA request signal for channel 7 is enabled
6 ERQ6	Enable DMA Request 6 0b - The DMA request signal for channel 6 is disabled 1b - The DMA request signal for channel 6 is enabled
5 ERQ5	Enable DMA Request 5 0b - The DMA request signal for channel 5 is disabled 1b - The DMA request signal for channel 5 is enabled
4 ERQ4	Enable DMA Request 4 0b - The DMA request signal for channel 4 is disabled 1b - The DMA request signal for channel 4 is enabled
3 ERQ3	Enable DMA Request 3 0b - The DMA request signal for channel 3 is disabled 1b - The DMA request signal for channel 3 is enabled
2 ERQ2	Enable DMA Request 2 0b - The DMA request signal for channel 2 is disabled 1b - The DMA request signal for channel 2 is enabled
1 ERQ1	Enable DMA Request 1 0b - The DMA request signal for channel 1 is disabled 1b - The DMA request signal for channel 1 is enabled
0 ERQ0	Enable DMA Request 0 0b - The DMA request signal for channel 0 is disabled 1b - The DMA request signal for channel 0 is enabled

6.5.5.5 Enable Error Interrupt (EEI)

127

6.5.5.5.1 Offset


Register	Offset
EEI	14h

6.5.5.5.2 Function

The EEI register provides a bit map for the 32 channels to enable the error interrupt signal for each channel. The state of any given channel's error interrupt enable is directly affected by writes to this register; it is also affected by writes to the SEEI and CEEI registers. These registers are provided so that the error interrupt enable for a single channel can easily be modified without the need to perform a read-modify-write sequence to the EEI register.

The DMA error indicator and the error interrupt enable field must be set to 1 before an error interrupt request for a given channel is sent to the interrupt controller.

6.5.5.5.3 Diagram



6.5.5.5.4 Fields

Field	Function
31	Enable Error Interrupt 31
EEI31	0b - An error on channel 31 does not generate an error interrupt 1b - An error on channel 31 generates an error interrupt request
30	Enable Error Interrupt 30
EEI30	0b - An error on channel 30 does not generate an error interrupt 1b - An error on channel 30 generates an error interrupt request
29	Enable Error Interrupt 29
EEI29	0b - An error on channel 29 does not generate an error interrupt 1b - An error on channel 29 generates an error interrupt request

Table continues on the next page...

NXP Semiconductors

i.MX RT1060 Processor Reference Manual, Rev. 3, 07/2021

Enable Error Interrupt 28 E128 E128 E128 E128 E128 D0 - An error on channel 28 does not generate an error interrupt to be - An error on channel 28 generates an error interrupt request D0 - An error on channel 27 does not generate an error interrupt D0 - An error on channel 27 does not generate an error interrupt E127 E127 E127 D0 - An error on channel 27 does not generate an error interrupt D0 - An error on channel 27 generates an error interrupt request E128 E128 E129 D0 - An error on channel 25 does not generate an error interrupt to be - An error on channel 25 generates an error interrupt request D1 - An error on channel 25 generates an error interrupt request E124 E124 E125 D0 - An error on channel 25 does not generate an error interrupt to - An error on channel 24 generates an error interrupt request E124 E126 E127 D0 - An error on channel 24 does not generate an error interrupt to - An error on channel 24 generates an error interrupt request E129 E120 D0 - An error on channel 23 does not generate an error interrupt to - An error on channel 23 generates an error interrupt request E120 D1 - An error on channel 22 does not generate an error interrupt to - An error on channel 22 generates an error interrupt request E120 D1 - An error on channel 22 generates an error interrupt request E121 E122 E123 D1 - An error on channel 22 generates an error interrupt to - An error on channel 22 generates an error interrupt request E129 E120 D1 - An error on channel 20 generates an error interrupt to - An error on channel 20 generates an error interrupt request E120 D1 - An error on channel 20 generates an error interrupt request D1 - An error on channel 19 generates an error interrupt request D1 - An error on channel 19 generates an error interrupt request D1 - An error on channel 19 generates an error interrupt to - An error on channel 19 generates an error interrupt to - An error on channel 19 generates an error interrupt to - An error on channel 19 generates an error interrupt to - An error on channel 19 generates an e	Field	Function
1b - An error on channel 28 generates an error interrupt request 27 EEI27 Do - An error on channel 27 does not generate an error interrupt 1b - An error on channel 27 generates an error interrupt request 26 EEI26 Do - An error on channel 28 does not generate an error interrupt request 1b - An error on channel 26 generates an error interrupt request 25 EEI25 Do - An error on channel 25 does not generate an error interrupt request 1b - An error on channel 25 does not generate an error interrupt request 24 EEI24 Do - An error on channel 25 generates an error interrupt request 25 Enable Error Interrupt 24 Do - An error on channel 25 generates an error interrupt request 26 Enable Error Interrupt 28 Do - An error on channel 24 generates an error interrupt request 27 Enable Error Interrupt 29 Do - An error on channel 23 generates an error interrupt request 28 Enable Error Interrupt 22 Do - An error on channel 22 does not generate an error interrupt request 1b - An error on channel 22 generates an error interrupt request 1c enable Error Interrupt 22 Do - An error on channel 22 generates an error interrupt request 1c enable Error Interrupt 20 Do - An error on channel 21 does not generate an error interrupt request 1c enable Error Interrupt 20 Do - An error on channel 21 does not generate an error interrupt request 1c enable Error Interrupt 20 Do - An error on channel 20 generates an error interrupt request 1c enable Error Interrupt 20 Do - An error on channel 20 generates an error interrupt request 1b - An error on channel 20 generates an error interrupt request 1c enable Error Interrupt 19 Do - An error on channel 19 generates an error interrupt request 1b - An error on channel 19 generates an error interrupt request 1c enable Error Interrupt 18 Do - An error on channel 16 does not generate an error interrupt 10 - An error on channel 17 generates an error interrupt 10 - An error on channel 16 generates an error interrupt 10 - An error on channel 16 generates an error interrupt 10 - An error on channel 16 generates an	28	Enable Error Interrupt 28
EEI27	EEI28	
EELEZ 10 - An error on channel 27 generates an error interrupt request Enable Error Interrupt 26 Enable Error Interrupt 25 EELEZ ENABLE Error Interrupt 24 Db - An error on channel 25 generates an error interrupt request EELEZ EELEZ ENABLE Error Interrupt 24 Db - An error on channel 24 generates an error interrupt request EELEZ EELEZ ENABLE Error Interrupt 23 ELEZ ELEZ ELEZ ENABLE Error Interrupt 23 Db - An error on channel 24 generates an error interrupt request ELEZ ENABLE Error Interrupt 20 Db - An error on channel 22 generates an error interrupt request ELEZ ENABLE Error Interrupt 20 Db - An error on channel 22 generates an error interrupt request ELEZ ENABLE Error Interrupt 21 Db - An error on channel 25 generates an error interrupt request ELEZ ENABLE Error Interrupt 20 Db - An error on channel 27 generates an error interrupt request ELEZ ENABLE Error Interrupt 20 Db - An error on channel 20 generates an error interrupt request ELEZ ENABLE Error Interrupt 20 Db - An error on channel 20 generates an error interrupt request ELEZ ENABLE Error Interrupt 20 Db - An error on channel 20 generates an error interrupt request ELEZ ENABLE Error Interrupt 19 ENABLE Error Interrupt 19 ENABLE Error Interrupt 19 Db - An error on channel 19 does not generate an error interrupt request 18 ENABLE Error Interrupt 19 ENABLE Error Interrupt 19 Db - An error on channel 19 does not generate an error interrupt request 18 ENABLE Error Interrupt 19 Db - An error on channel 19 does not generate an error interrupt request 19 ENABLE Error Interrupt 19 Db - An error on channel 19 does not generate an error interrupt to - An error on channel 19 generates an error interrupt request 18 ENABLE Error Interrupt 17 Db - An error on channel 17 does not generate an error interrupt to - An error on channel 15 generates an error interrupt request 15 ENABLE Error Interrupt 15 Db - An erro	27	
EEI26	EEI27	
EEL20 1b - An error on channel 26 generates an error interrupt request Enable Error Interrupt 25 EEL25 1b - An error on channel 25 does not generate an error interrupt 1b - An error on channel 25 generates an error interrupt request EEL24 1b - An error on channel 24 does not generate an error interrupt 1b - An error on channel 24 generates an error interrupt request EEL24 20 - An error on channel 24 generates an error interrupt request EEL23 00 - An error on channel 23 does not generate an error interrupt 1b - An error on channel 23 generates an error interrupt request EEL22 21 EEL22 22 Enable Error Interrupt 22 23 Enable Error Interrupt 21 24 Enable Error Interrupt 21 25 Enable Error Interrupt 21 26 Enable Error Interrupt 21 27 Enable Error Interrupt 21 28 Enable Error Interrupt 21 29 Enable Error Interrupt 20 20 Enable Error Interrupt 20 21 Enable Error Interrupt 19 22 Enable Error Interrupt 19 23 Enable Error Interrupt 19 24 Enable Error Interrupt 18 25 Enable Error Interrupt 18 26 Enable Error Interrupt 18 27 Enable Error Interrupt 18 28 Enable Error Interrupt 18 29 Enable Error Interrupt 17 20 Enable Error Interrupt 17 20 Enable Error Interrupt 18 21 Enable Error Interrupt 17 22 Enable Error Interrupt 18 23 Enable Error Interrupt 17 24 Enable Error Interrupt 17 25 Enable Error Interrupt 17 26 Enable Error Interrupt 17 26 Enable Error Interrupt 16 27 Enable Error Interrupt 16 28 Enable Error Interrupt 15 29 Enable Error Interrupt 15 20 Enable Error On channel 17 generates an error interrupt request 20 Enable Error Interrupt 15 21 Enable Error Interrupt 15 22 Enable Error Interrupt 14 23 Enable Error Interrupt 15 24 Enable Error Interrupt 15 25 Enable Error On channel 15 generates an error interrupt 15 26 Enable Error On channel 15 generates an error interrupt 16 27 Enable Error Interrupt 17 28 Enable Error Interrupt 18 29 Enable Error Interrupt 19 20 Enable Error Interrupt 19 21 Enable Er	26	
BEI25	EEI26	
EE129 1b - An error on channel 25 generates an error interrupt request 24 Enable Error Interrupt 24 EE124 0b - An error on channel 24 does not generate an error interrupt 1b - An error on channel 24 generates an error interrupt request 23 Enable Error Interrupt 23 EE123 0b - An error on channel 23 does not generate an error interrupt 1b - An error on channel 23 generates an error interrupt request 22 Enable Error Interrupt 22 EE122 0b - An error on channel 22 does not generate an error interrupt 1b - An error on channel 22 does not generate an error interrupt 1c - An error on channel 22 generates an error interrupt request 21 Enable Error Interrupt 21 EE121 0b - An error on channel 21 does not generate an error interrupt 1b - An error on channel 21 generates an error interrupt request 20 Enable Error Interrupt 20 00 - An error on channel 20 does not generate an error interrupt 1b - An error on channel 20 generates an error interrupt request 19 Enable Error Interrupt 19 00 - An error on channel 19 does not generate an error interrupt request 18 Enable Error Interrupt 18 00 - An error on channel 19 generates an error interrupt request 18 Enable Error Interrupt 18 00 - An error on channel 18 does not generate an error interrupt request 17 Enable Error Interrupt 17 00 - An error on channel 17 does not generate an error interrupt 10 - An error on channel 17 generates an error interrupt request 16 Enable Error Interrupt 16 00 - An error on channel 17 does not generate an error interrupt 15 - An error on channel 16 does not generate an error interrupt 15 - An error on channel 16 does not generate an error interrupt 15 - An error on channel 16 generates an error interrupt request 15 Enable Error Interrupt 15 00 - An error on channel 15 does not generate an error interrupt 15 - An error on channel 15 does not generate an error interrupt 16 - An error on channel 15 does not generate an error interrupt 16 - An error on channel 15 does not generate an error interrupt 16 - An error on channel 17 does n	25	
EEI24	EEI25	
EE124 1b - An error on channel 24 generates an error interrupt request Enable Error Interrupt 23 EE123 00 - An error on channel 23 does not generate an error interrupt 1b - An error on channel 23 generates an error interrupt request EE122 0b - An error on channel 22 does not generate an error interrupt 1b - An error on channel 22 generates an error interrupt request EE122 1b - An error on channel 21 does not generate an error interrupt 1b - An error on channel 21 generates an error interrupt request EE121 1c - An error on channel 21 does not generate an error interrupt request EE120 1c - An error on channel 21 generates an error interrupt request EE120 1c - An error on channel 20 does not generate an error interrupt 1b - An error on channel 20 generates an error interrupt request EE120 1c - An error on channel 20 generates an error interrupt request 19 Enable Error Interrupt 19 EE119 1c - An error on channel 19 does not generate an error interrupt 1b - An error on channel 19 generates an error interrupt request 18 Enable Error Interrupt 18 EE118 1c - An error on channel 18 does not generate an error interrupt 1b - An error on channel 18 generates an error interrupt request 17 Enable Error Interrupt 17 00 - An error on channel 17 does not generate an error interrupt 1b - An error on channel 17 generates an error interrupt request 16 Enable Error Interrupt 16 00 - An error on channel 16 does not generate an error interrupt 1b - An error on channel 16 generates an error interrupt request 15 Enable Error Interrupt 15 00 - An error on channel 16 does not generate an error interrupt 1b - An error on channel 15 generates an error interrupt request 15 Enable Error Interrupt 15 00 - An error on channel 15 does not generate an error interrupt 1b - An error on channel 15 generates an error interrupt request 16 Enable Error Interrupt 15 17 Enable Error Interrupt 15 18 On - An error on channel 16 does not generate an error interrupt 1b - An error on channel 17 generates an error interrupt request 19	24	
De - An error on channel 23 does not generate an error interrupt 1b - An error on channel 23 generates an error interrupt request 22	EEI24	
1b - An error on channel 23 generates an error interrupt request 22	23	·
Enable Error Interrupt 22 0b - An error on channel 22 does not generate an error interrupt 1b - An error on channel 22 generates an error interrupt request 21	EEI23	
EEI22		
1b - An error on channel 22 generates an error interrupt request 21	22	·
BEI21 Ob - An error on channel 21 does not generate an error interrupt 1b - An error on channel 21 generates an error interrupt request Enable Error Interrupt 20 Ob - An error on channel 20 does not generate an error interrupt 1b - An error on channel 20 generates an error interrupt request 19 Enable Error Interrupt 19 Ob - An error on channel 19 does not generate an error interrupt request 18 Enable Error Interrupt 18 Ob - An error on channel 19 generates an error interrupt request 18 EEI18 Ob - An error on channel 18 does not generate an error interrupt 1b - An error on channel 18 generates an error interrupt request 17 EEI17 Ob - An error on channel 17 does not generate an error interrupt 1b - An error on channel 17 generates an error interrupt request 16 Enable Error Interrupt 16 Ob - An error on channel 16 does not generate an error interrupt 1b - An error on channel 16 generates an error interrupt request 15 Enable Error Interrupt 15 Ob - An error on channel 15 does not generate an error interrupt 1b - An error on channel 15 generates an error interrupt request 14 Enable Error Interrupt 14 Ob - An error on channel 15 generates an error interrupt request 15 Enable Error Interrupt 110 Ob - An error on channel 110 generates an error interrupt request 16 Enable Error Interrupt 110 Ob - An error on channel 110 generates an error interrupt request 17 EEI17 Enable Error Interrupt 110 Ob - An error on channel 110 generates an error interrupt request 18 Enable Error Interrupt 110 Ob - An error on channel 1110 generates an error interrupt request 19 Enable Error Interrupt 110 Ob - An error on channel 1110 generates an error interrupt request 10 Enable Error Interrupt 1110 Ob - An error on channel 1110 generates an error interrupt request 10 Enable Error Interrupt 1110 Ob - An error on channel 1110 generates an error interrupt request	EEI22	1b - An error on channel 22 generates an error interrupt request
EEI21 1b - An error on channel 21 generates an error interrupt request 20	21	·
BEI20 Ob - An error on channel 20 does not generate an error interrupt 1b - An error on channel 20 generates an error interrupt request 19 Enable Error Interrupt 19 Ob - An error on channel 19 does not generate an error interrupt 1b - An error on channel 19 generates an error interrupt request 18 Enable Error Interrupt 18 Ob - An error on channel 18 does not generate an error interrupt 1b - An error on channel 18 generates an error interrupt request 17 Enable Error Interrupt 17 Ob - An error on channel 17 does not generate an error interrupt 1b - An error on channel 17 generates an error interrupt request 16 Enable Error Interrupt 16 Ob - An error on channel 16 does not generate an error interrupt 1b - An error on channel 16 generates an error interrupt request 15 Enable Error Interrupt 15 Ob - An error on channel 15 does not generate an error interrupt 1b - An error on channel 15 generates an error interrupt request 14 Enable Error Interrupt 14 Ob - An error on channel 14 does not generate an error interrupt request 13 Enable Error Interrupt 13 Ob - An error on channel 14 generates an error interrupt request 13 Enable Error Interrupt 13 Ob - An error on channel 13 does not generate an error interrupt request 15 Enable Error Interrupt 13 Ob - An error on channel 13 does not generate an error interrupt request 16 Enable Error Interrupt 13 Ob - An error on channel 13 does not generate an error interrupt request 17 Enable Error Interrupt 13 Ob - An error on channel 13 does not generate an error interrupt request 18 Enable Error Interrupt 12 Ob - An error on channel 13 does not generate an error interrupt request 19 Enable Error Interrupt 12 Enable Error Interrupt 13 Ob - An error on channel 13 does not generate an error interrupt request	EEI21	
19 Enable Error Interrupt 19 00 - An error on channel 20 generates an error interrupt request 19	20	
BEI19 Ob - An error on channel 19 does not generate an error interrupt 1b - An error on channel 19 generates an error interrupt request 18 Enable Error Interrupt 18 Ob - An error on channel 18 does not generate an error interrupt 1b - An error on channel 18 generates an error interrupt request 17 Enable Error Interrupt 17 Ob - An error on channel 17 does not generate an error interrupt 1b - An error on channel 17 generates an error interrupt request 16 Enable Error Interrupt 16 Ob - An error on channel 16 does not generate an error interrupt 1b - An error on channel 16 generates an error interrupt request 15 Enable Error Interrupt 15 Ob - An error on channel 15 does not generate an error interrupt 1b - An error on channel 15 generates an error interrupt request 14 Enable Error Interrupt 14 Ob - An error on channel 14 does not generate an error interrupt 1b - An error on channel 14 generates an error interrupt request 13 Enable Error Interrupt 13 Ob - An error on channel 13 does not generate an error interrupt 1b - An error on channel 13 generates an error interrupt request 12 Enable Error Interrupt 12 Ob - An error on channel 13 does not generate an error interrupt request Enable Error Interrupt 12 Ob - An error on channel 13 does not generate an error interrupt request	EEI20	
18 Enable Error Interrupt 18 EEI18	19	
BEI18 Ob - An error on channel 18 does not generate an error interrupt 1b - An error on channel 18 generates an error interrupt request 17 Enable Error Interrupt 17 Ob - An error on channel 17 does not generate an error interrupt 1b - An error on channel 17 generates an error interrupt request 16 Enable Error Interrupt 16 Ob - An error on channel 16 does not generate an error interrupt 1b - An error on channel 16 generates an error interrupt request 15 Enable Error Interrupt 15 Ob - An error on channel 15 does not generate an error interrupt 1b - An error on channel 15 generates an error interrupt request 14 Enable Error Interrupt 14 Ob - An error on channel 14 does not generate an error interrupt 1b - An error on channel 14 generates an error interrupt request 13 Enable Error Interrupt 13 Ob - An error on channel 13 does not generate an error interrupt 1b - An error on channel 13 generates an error interrupt request 12 Enable Error Interrupt 12 Ob - An error on channel 13 does not generate an error interrupt request	EEI19	
15 - An error on channel 18 generates an error interrupt request 17 Enable Error Interrupt 17 0b - An error on channel 17 does not generate an error interrupt 1b - An error on channel 17 generates an error interrupt request 16 Enable Error Interrupt 16 0b - An error on channel 16 does not generate an error interrupt 1b - An error on channel 16 generates an error interrupt request 15 Enable Error Interrupt 15 0b - An error on channel 15 does not generate an error interrupt 1b - An error on channel 15 generates an error interrupt request 14 Enable Error Interrupt 14 0b - An error on channel 14 does not generate an error interrupt 1b - An error on channel 14 generates an error interrupt request 13 Enable Error Interrupt 13 0b - An error on channel 13 does not generate an error interrupt 1b - An error on channel 13 generates an error interrupt request 12 Enable Error Interrupt 12 0b - An error on channel 13 does not generate an error interrupt request	18	·
BEI17 Ob - An error on channel 17 does not generate an error interrupt 1b - An error on channel 17 generates an error interrupt request 16 Enable Error Interrupt 16 Ob - An error on channel 16 does not generate an error interrupt 1b - An error on channel 16 generates an error interrupt request 15 Enable Error Interrupt 15 Ob - An error on channel 15 does not generate an error interrupt 1b - An error on channel 15 generates an error interrupt request 14 Enable Error Interrupt 14 Ob - An error on channel 14 does not generate an error interrupt 1b - An error on channel 14 generates an error interrupt request 13 Enable Error Interrupt 13 Ob - An error on channel 13 does not generate an error interrupt 1b - An error on channel 13 generates an error interrupt request 12 Enable Error Interrupt 12 Ob - An error on channel 13 does not generate an error interrupt	EEI18	
16 Enable Error Interrupt 16 16 Db - An error on channel 16 does not generate an error interrupt 1b - An error on channel 16 does not generate an error interrupt 1b - An error on channel 16 generates an error interrupt request 15 Enable Error Interrupt 15 16 Db - An error on channel 15 does not generate an error interrupt 1b - An error on channel 15 generates an error interrupt request 14 Enable Error Interrupt 14 15 Db - An error on channel 14 does not generate an error interrupt 1b - An error on channel 14 generates an error interrupt request 13 Enable Error Interrupt 13 14 Db - An error on channel 13 does not generate an error interrupt request 15 Enable Error Interrupt 13 16 Enable Error Interrupt 13 17 Db - An error on channel 13 generates an error interrupt request 18 Enable Error Interrupt 12 19 Enable Error Interrupt 12 10 Dh - An error on channel 13 does not generate an error interrupt request	17	!
16 Enable Error Interrupt 16 EEI16	EEI17	•
BEI16 Ob - An error on channel 16 does not generate an error interrupt 1b - An error on channel 16 generates an error interrupt request 15 Enable Error Interrupt 15 Ob - An error on channel 15 does not generate an error interrupt 1b - An error on channel 15 generates an error interrupt request 14 Enable Error Interrupt 14 Ob - An error on channel 14 does not generate an error interrupt 1b - An error on channel 14 generates an error interrupt request 13 Enable Error Interrupt 13 Ob - An error on channel 13 does not generate an error interrupt 1b - An error on channel 13 generates an error interrupt request 12 Enable Error Interrupt 12 Ob - An error on channel 13 does not generate an error interrupt Dh - An error on channel 13 does not generate an error interrupt Dh - An error on channel 13 does not generate an error interrupt		
15 Enable Error Interrupt 15 EEI15 Ob - An error on channel 15 does not generate an error interrupt 1b - An error on channel 15 does not generate an error interrupt 1b - An error on channel 15 generates an error interrupt request 14 Enable Error Interrupt 14 Ob - An error on channel 14 does not generate an error interrupt 1b - An error on channel 14 generates an error interrupt request 13 Enable Error Interrupt 13 Ob - An error on channel 13 does not generate an error interrupt 1b - An error on channel 13 generates an error interrupt request 12 Enable Error Interrupt 12 Ob - An error on channel 13 does not generate an error interrupt Ob - An error on channel 13 does not generate an error interrupt request	16	
EBI15 Enable Error Interrupt 15 0b - An error on channel 15 does not generate an error interrupt 1b - An error on channel 15 generates an error interrupt request 14 Enable Error Interrupt 14 0b - An error on channel 14 does not generate an error interrupt 1b - An error on channel 14 generates an error interrupt request 13 Enable Error Interrupt 13 0b - An error on channel 13 does not generate an error interrupt 1b - An error on channel 13 generates an error interrupt 1b - An error on channel 13 generates an error interrupt request 12 Enable Error Interrupt 12 0b - An error on channel 13 does not generate an error interrupt 15 Enable Error Interrupt 12 0b - An error on channel 13 does not generate an error interrupt 16 Enable Error Interrupt 12	EEI16	*
Db - An error on channel 15 does not generate an error interrupt 1b - An error on channel 15 generates an error interrupt request Enable Error Interrupt 14 Db - An error on channel 14 does not generate an error interrupt 1b - An error on channel 14 generates an error interrupt request Enable Error Interrupt 13 Db - An error on channel 13 does not generate an error interrupt 1b - An error on channel 13 generates an error interrupt request Enable Error Interrupt 12 Db - An error on channel 13 does not generate an error interrupt request	15	
1b - An error on channel 15 generates an error interrupt request 14 Enable Error Interrupt 14 0b - An error on channel 14 does not generate an error interrupt 1b - An error on channel 14 generates an error interrupt request 13 Enable Error Interrupt 13 0b - An error on channel 13 does not generate an error interrupt 1b - An error on channel 13 generates an error interrupt request 12 Enable Error Interrupt 12 0b - An error on channel 13 does not generate an error interrupt 20 - An error on channel 13 does not generate an error interrupt		
Db - An error on channel 14 does not generate an error interrupt 1b - An error on channel 14 generates an error interrupt request Enable Error Interrupt 13 Db - An error on channel 13 does not generate an error interrupt 1b - An error on channel 13 generates an error interrupt request Enable Error Interrupt 12 Db - An error on channel 13 does not generate an error interrupt		1b - An error on channel 15 generates an error interrupt request
15 - An error on channel 14 generates an error interrupt request 13 Enable Error Interrupt 13 0b - An error on channel 13 does not generate an error interrupt 1b - An error on channel 13 generates an error interrupt request 12 Enable Error Interrupt 12 0b - An error on channel 13 does not generate an error interrupt	14	
Db - An error on channel 13 does not generate an error interrupt 1b - An error on channel 13 generates an error interrupt request 12 Enable Error Interrupt 12 Ob - An error on channel 13 does not generate an error interrupt	EEI14	
1b - An error on channel 13 generates an error interrupt request 12 Enable Error Interrupt 12 Oh - An error on channel 13 does not generate an error interrupt	13	
0h - An error on channel 12 does not generate an error interrunt	EEI13	
EEI12 Ob - An error on channel 12 does not generate an error interrupt	12	
	EEI12	0b - An error on channel 12 does not generate an error interrupt

Table continues on the next page...

Field	Function
	1b - An error on channel 12 generates an error interrupt request
11 EEI11	Enable Error Interrupt 11 0b - An error on channel 11 does not generate an error interrupt 1b - An error on channel 11 generates an error interrupt request
10 EEI10	Enable Error Interrupt 10 0b - An error on channel 10 does not generate an error interrupt 1b - An error on channel 10 generates an error interrupt request
9 EEI9	Enable Error Interrupt 9 0b - An error on channel 9 does not generate an error interrupt 1b - An error on channel 9 generates an error interrupt request
8 EEI8	Enable Error Interrupt 8 0b - An error on channel 8 does not generate an error interrupt 1b - An error on channel 8 generates an error interrupt request
7 EEI7	Enable Error Interrupt 7 0b - An error on channel 7 does not generate an error interrupt 1b - An error on channel 7 generates an error interrupt request
6 EEI6	Enable Error Interrupt 6 0b - An error on channel 6 does not generate an error interrupt 1b - An error on channel 6 generates an error interrupt request
5 EEI5	Enable Error Interrupt 5 0b - An error on channel 5 does not generate an error interrupt 1b - An error on channel 5 generates an error interrupt request
4 EEI4	Enable Error Interrupt 4 0b - An error on channel 4 does not generate an error interrupt 1b - An error on channel 4 generates an error interrupt request
3 EEI3	Enable Error Interrupt 3 0b - An error on channel 3 does not generate an error interrupt 1b - An error on channel 3 generates an error interrupt request
2 EEI2	Enable Error Interrupt 2 0b - An error on channel 2 does not generate an error interrupt 1b - An error on channel 2 generates an error interrupt request
1 EEI1	Enable Error Interrupt 1 0b - An error on channel 1 does not generate an error interrupt 1b - An error on channel 1 generates an error interrupt request
0 EEI0	Enable Error Interrupt 0 0b - An error on channel 0 does not generate an error interrupt 1b - An error on channel 0 generates an error interrupt request

6.5.5.6 Clear Enable Error Interrupt (CEEI)

6.5.5.6.1 Offset

Register	Offset
CEEI	18h


6.5.5.6.2 Function

The CEEI provides a simple memory-mapped mechanism to write 0 to a given field in the EEI register to disable the error interrupt for a given channel. The data value on a register write causes the corresponding field in the EEI register to be written to 0. Writing 1 to the CAEE field provides a global clear to 0 function, forcing the EEI contents to be written to 0, disabling all DMA request inputs.

If the NOP field is written with 1, the command is ignored. This enables you to write 1 to a single, byte-wide register with a 32-bit write that does not affect the other registers addressed in the write. In such a case the other three bytes of the word must all have their NOP field set to 1 so that these registers are not affected by the write.

Reads of this register return all zeroes.

6.5.5.6.3 Diagram



6.5.5.6.4 Fields

Field	Function
7	No Op Enable
NOP	0b - Normal operation 1b - No operation, ignore the other fields in this register
6	Clear All Enable Error Interrupts
CAEE	0b - Write 0 only to the EEI field specified in the CEEI field 1b - Write 0 to all fields in EEI
5	Reserved
_	
4-0	Clear Enable Error Interrupt
CEEI	Writes 0 to the corresponding field in EEI

6.5.5.7 Set Enable Error Interrupt (SEEI)

131

6.5.5.7.1 Offset

Register	Offset
SEEI	19h


6.5.5.7.2 Function

The SEEI register provides a simple memory-mapped mechanism to write 1 to a given field in the EEI register to enable the error interrupt for a given channel. The data value on a register write causes the corresponding field in the EEI to be written to 1. Writing 1 to the SAEE field provides a global set to 1 function, forcing the entire EEI register contents to be written with 1.

If the NOP field is 1, the command is ignored. This enables you to write 1 to a single, byte-wide register with a 32-bit write that does not affect the other registers addressed in the write. In such a case the other three bytes of the word must all have their NOP field set to 1 so that these registers are not affected by the write.

Reads of this register return all zeroes.

6.5.5.7.3 Diagram



6.5.5.7.4 Fields

Field	Function
7	No Op Enable Ob - Normal operation
NOP	1b - No operation, ignore the other fields in this register
6	Set All Enable Error Interrupts
SAEE	0b - Write 1 only to the EEI field specified in the SEEI field 1b - Writes 1 to all fields in EEI
5	Reserved
_	
4-0	Set Enable Error Interrupt
SEEI	Writes 1 to the corresponding field in EEI

6.5.5.8 Clear Enable Request (CERQ)

6.5.5.8.1 Offset

Register	Offset
CERQ	1Ah

6.5.5.8.2 Function

The CERQ provides a simple memory-mapped mechanism to write 0 to a given field in the ERQ register to disable the DMA request for a given channel. The data value on a register write causes the corresponding field in the ERQ register to be written with 0. Setting the CAER field provides a global clear to 0 function, forcing the entire contents of the ERQ register to be written with 0, disabling all DMA request inputs.


If the NOP field is 1, the command is ignored. This enables you to write 1 to a single, byte-wide register with a 32-bit write that does not affect the other registers addressed in the write. In such a case the other three bytes of the word must all have their NOP field written with 1 so that these registers are not affected by the write.

Reads of this register return all zeroes.

NOTE

Disable a channel's hardware service request at the source before writing 0 to the channel's ERQ field.

6.5.5.8.3 Diagram



6.5.5.8.4 Fields

Field	Function
7	No Op Enable
	0b - Normal operation

Table continues on the next page...

i.MX RT1060 Processor Reference Manual, Rev. 3, 07/2021

Field	Function
NOP	1b - No operation, ignore the other fields in this register
6 CAER	Clear All Enable Requests 0b - Write 0 to only the ERQ field specified in the CERQ field 1b - Write 0 to all fields in ERQ
5	Reserved
_	
4-0	Clear Enable Request
CERQ	Writes 0 to the corresponding field in ERQ.

6.5.5.9 Set Enable Request (SERQ)

6.5.5.9.1 Offset

Register	Offset
SERQ	1Bh


6.5.5.9.2 Function

The SERQ provides a simple memory-mapped mechanism to write 1 to a given field in the ERQ register to enable the DMA request for a given channel. The data value on a register write causes the corresponding field in the ERQ register to be set. Writing 1 to the SAER field provides a global set to 1 function, forcing the entire contents of ERQ register to be 1.

If the NOP field is 1, the command is ignored. This enables you to write 1 to a single, byte-wide register with a 32-bit write that does not affect the other registers addressed in the write. In such a case the other three bytes of the word must all have their NOP field written with 1 so that these registers are not affected by the write.

Reads of this register returns all zeroes.

6.5.5.9.3 Diagram



i.MX RT1060 Processor Reference Manual, Rev. 3, 07/2021

6.5.5.9.4 Fields

Field	Function			
7	No Op Enable			
NOP	0b - Normal operation 1b - No operation, ignore the other fields in this register			
6	Set All Enable Requests			
SAER	0b - Write 1 to only the ERQ field specified in the SERQ field 1b - Write 1 to all fields in ERQ			
5	Reserved			
_				
4-0	Set Enable Request			
SERQ	Writes 1 to the corresponding field in ERQ.			

6.5.5.10 Clear DONE Status Bit (CDNE)

6.5.5.10.1 Offset

Register	Offset
CDNE	1Ch

6.5.5.10.2 Function


The CDNE provides a simple memory-mapped mechanism to write 0 to the DONE field in the TCD of the given channel. The data value on a register write causes the DONE field in the corresponding TCD to be written with 0. Writing 1 to the CADN field provides a global clear function, forcing all DONE fields to be written with 0.

If the NOP field is 1, the command is ignored. This enables you to write 1 to a single, byte-wide register with a 32-bit write that does not affect the other registers addressed in the write. In such a case the other three bytes of the word must all have their NOP field written with 1 so that these registers are not affected by the write.

Reads of this register return all zeroes.

135

Diagram 6.5.5.10.3



6.5.5.10.4 **Fields**

Field	Function
7	No Op Enable
NOP	0b - Normal operation 1b - No operation; all other fields in this register are ignored.
6	Clears All DONE fields
CADN	0b - Writes 0 to only the TCDn_CSR[DONE] field specified in the CDNE field 1b - Writes 0 to all bits in TCDn_CSR[DONE]
5	Reserved
_	
4-0	Clear DONE field
CDNE	Writes 0 to the corresponding field in TCDn_CSR[DONE]

Set START Bit (SSRT) 6.5.5.11

6.5.5.11.1 Offset

Register	Offset
SSRT	1Dh

6.5.5.11.2 **Function**


The SSRT register provides a simple memory-mapped mechanism to write 1 to the START field in the TCD of the given channel. The data value on a register write causes the START field in the corresponding TCD to be written with 1. Writing 1 to the SAST field provides a global set to 1 function, forcing all START fields to be written with 1.

i.MX RT1060 Processor Reference Manual, Rev. 3, 07/2021

If the NOP field is 1, the command is ignored. This enables you to write 1 to a single, byte-wide register with a 32-bit write that does not affect the other registers addressed in the write. In such a case the other three bytes of the word must all have their NOP field written with 1 so that these registers are not affected by the write.

Reads of this register return all zeroes.

6.5.5.11.3 Diagram



6.5.5.11.4 Fields

Field	Function
7	No Op Enable
NOP	0b - Normal operation 1b - No operation; all other fields in this register are ignored.
6	Set All START fields (activates all channels)
SAST	0b - Write 1 to only the TCDn_CSR[START] field specified in the SSRT field 1b - Write 1 to all bits in TCDn_CSR[START]
5	Reserved
_	
4-0	Set START field
SSRT	Sets the corresponding field in TCDn_CSR[START]

6.5.5.12 Clear Error (CERR)

6.5.5.12.1 Offset

Register	Offset
CERR	1Eh

6.5.5.12.2 Function

The CERR provides a simple memory-mapped mechanism to write 0 to a given field in the ERR register to disable the error condition field for a given channel. The given value on a register write causes the corresponding field in the ERR register to be written with 0. Writing 1 to the CAEI field provides a global clear to 0 function, forcing the ERR register contents to be written with 0, clearing all channel error indicators. If the NOP field is 1, the command is ignored. This enables you to write multiple-byte registers as a 32-bit word. Reads of this register return all zeroes.

6.5.5.12.3 Diagram

Bits	7	6	5	4	3	2	1	0
R	0	0		0				
W	NOP	CAEI	0	CER R				
Reset	0	0	0	0	0	0	0	0

6.5.5.12.4 Fields

Field	Function
7	No Op Enable
NOP	0b - Normal operation 1b - No operation; all other fields in this register are ignored.
6	Clear All Error Indicators
CAEI	0b - Write 0 to only the ERR field specified in the CERR field 1b - Write 0 to all fields in ERR
5	Reserved
_	
4-0	Clear Error Indicator
CERR	Writes 0 to the corresponding field in ERR

6.5.5.13 Clear Interrupt Request (CINT)

6.5.5.13.1 Offset

Register	Offset
CINT	1Fh

i.MX RT1060 Processor Reference Manual, Rev. 3, 07/2021


6.5.5.13.2 **Function**

The CINT register provides a simple, memory-mapped mechanism to clear a given field in the INT register to disable the interrupt request for a given channel. The given value on a register write causes the corresponding field in the INT register to be cleared. Setting the CAIR field provides a global clear function, forcing the entire contents of the INT to be cleared, disabling all DMA interrupt requests.

If the NOP field is 1, the command is ignored. This enables you to set a single, byte-wide register with a 32-bit write that does not affect the other registers addressed in the write. In such a case the other three bytes of the word would all have their NOP field set to 1 so that these registers are not affected by the write.

Reads of this register return all zeroes.

6.5.5.13.3 Diagram



6.5.5.13.4 **Fields**

Field	Function
7	No Op Enable
NOP	0b - Normal operation 1b - No operation; all other fields in this register are ignored.
6	Clear All Interrupt Requests
CAIR	0b - Clear only the INT field specified in the CINT field 1b - Clear all bits in INT
5	Reserved
_	
4-0	Clear Interrupt Request
CINT	Clears the corresponding field in INT

6.5.5.14 Interrupt Request (INT)

139

6.5.5.14.1 Offset

Register	Offset							
INT	24h							

6.5.5.14.2 Function

The INT register provides a bit map for the 32 channels signaling the presence of an interrupt request for each channel. Depending on the appropriate bit setting in the transfer-control descriptors, the eDMA engine generates an interrupt on data transfer completion. The outputs of this register are directly routed to the interrupt controller. During the interrupt-service routine associated with any given channel, it is the software's responsibility to write 0 to the appropriate bit, negating the interrupt request. Typically, a write to the CINT register in the interrupt service routine is used for this purpose.

The state of any given channel's interrupt request is directly affected by writes to this register; it is also affected by writes to the CINT register. On writes to INT, a 1 in any bit position clears the corresponding channel's interrupt request. A 0 in any bit position has no effect on the corresponding channel's current interrupt status. The CINT register is provided so the interrupt request for a single channel can easily be cleared without the need to perform a read-modify-write sequence to the INT register.

6.5.5.14.3 Diagram

Bits	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	INT31	INT30	INT29	INT28	INT27	INT26	INT25	INT24	INT23	INT22	INT21	INT20	INT19	INT18	INT17	INT16
W	W1C															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bits	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	INT15	INT14	INT13	INT12	INT11	INT10	6LNI	INT8	INT7	INT6	INT5	INT4	INT3	INT2	INT1	INTO
W	W1C															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

6.5.5.14.4 Fields

Field	Function
31 INT31	Interrupt Request 31 0b - The interrupt request for channel 31 is cleared 1b - The interrupt request for channel 31 is active
30 INT30	Interrupt Request 30 0b - The interrupt request for channel 30 is cleared 1b - The interrupt request for channel 30 is active
29 INT29	Interrupt Request 29 0b - The interrupt request for channel 29 is cleared 1b - The interrupt request for channel 29 is active
28 INT28	Interrupt Request 28 0b - The interrupt request for channel 28 is cleared 1b - The interrupt request for channel 28 is active
27 INT27	Interrupt Request 27 0b - The interrupt request for channel 27 is cleared 1b - The interrupt request for channel 27 is active
26 INT26	Interrupt Request 26 0b - The interrupt request for channel 26 is cleared 1b - The interrupt request for channel 26 is active
25 INT25	Interrupt Request 25 0b - The interrupt request for channel 25 is cleared 1b - The interrupt request for channel 25 is active
24 INT24	Interrupt Request 24 0b - The interrupt request for channel 24 is cleared 1b - The interrupt request for channel 24 is active
23 INT23	Interrupt Request 23 0b - The interrupt request for channel 23 is cleared 1b - The interrupt request for channel 23 is active
22 INT22	Interrupt Request 22 0b - The interrupt request for channel 22 is cleared 1b - The interrupt request for channel 22 is active
21 INT21	Interrupt Request 21 0b - The interrupt request for channel 21 is cleared 1b - The interrupt request for channel 21 is active
20 INT20	Interrupt Request 20 0b - The interrupt request for channel 20 is cleared 1b - The interrupt request for channel 20 is active
19 INT19	Interrupt Request 19 0b - The interrupt request for channel 19 is cleared 1b - The interrupt request for channel 19 is active
18 INT18	Interrupt Request 18 0b - The interrupt request for channel 18 is cleared 1b - The interrupt request for channel 18 is active
17 INT17	Interrupt Request 17 0b - The interrupt request for channel 17 is cleared 1b - The interrupt request for channel 17 is active
16 INT16	Interrupt Request 16 0b - The interrupt request for channel 16 is cleared 1b - The interrupt request for channel 16 is active

Table continues on the next page...

Chapter 6 Enhanced Direct Memory Access (eDMA)

Field	Function
15	Interrupt Request 15
INT15	0b - The interrupt request for channel 15 is cleared 1b - The interrupt request for channel 15 is active
14	Interrupt Request 14
INT14	0b - The interrupt request for channel 14 is cleared 1b - The interrupt request for channel 14 is active
13	Interrupt Request 13
INT13	0b - The interrupt request for channel 13 is cleared 1b - The interrupt request for channel 13 is active
12	Interrupt Request 12
INT12	0b - The interrupt request for channel 12 is cleared 1b - The interrupt request for channel 12 is active
11	Interrupt Request 11
INT11	0b - The interrupt request for channel 11 is cleared 1b - The interrupt request for channel 11 is active
10	Interrupt Request 10
INT10	0b - The interrupt request for channel 10 is cleared 1b - The interrupt request for channel 10 is active
9	Interrupt Request 9
INT9	0b - The interrupt request for channel 9 is cleared 1b - The interrupt request for channel 9 is active
8	Interrupt Request 8
INT8	0b - The interrupt request for channel 8 is cleared 1b - The interrupt request for channel 8 is active
7	Interrupt Request 7
INT7	0b - The interrupt request for channel 7 is cleared 1b - The interrupt request for channel 7 is active
6	Interrupt Request 6
INT6	0b - The interrupt request for channel 6 is cleared 1b - The interrupt request for channel 6 is active
5	Interrupt Request 5
INT5	0b - The interrupt request for channel 5 is cleared 1b - The interrupt request for channel 5 is active
4	Interrupt Request 4
INT4	0b - The interrupt request for channel 4 is cleared 1b - The interrupt request for channel 4 is active
3	Interrupt Request 3
INT3	0b - The interrupt request for channel 3 is cleared 1b - The interrupt request for channel 3 is active
2	Interrupt Request 2
INT2	0b - The interrupt request for channel 2 is cleared 1b - The interrupt request for channel 2 is active
1	Interrupt Request 1
INT1	0b - The interrupt request for channel 1 is cleared 1b - The interrupt request for channel 1 is active
0	Interrupt Request 0
INT0	0b - The interrupt request for channel 0 is cleared 1b - The interrupt request for channel 0 is active

i.MX RT1060 Processor Reference Manual, Rev. 3, 07/2021

6.5.5.15 Error (ERR)

6.5.5.15.1 Offset

Register	Offset
ERR	2Ch

6.5.5.15.2 Function

The ERR register provides a bit map for the 32 channels, signaling the presence of an error for each channel. The eDMA engine signals the occurrence of an error condition by setting the appropriate field in this register. The outputs of this register are enabled by the contents of the EEI register, then logically summed across groups of 16 and 32 channels to form several group error interrupt requests, which are then routed to the interrupt controller. During the execution of the interrupt service routine associated with any DMA errors, it is software's responsibility to reset the appropriate bit to 0, negating the error-interrupt request. Typically, a write to the CERR in the interrupt service routine is used for this purpose. The normal DMA channel completion indicators (setting the TCD DONE field to 1 and the possible generation of an interrupt request) are not affected when an error is detected.

The contents of this register can also be polled because a non-zero value indicates the presence of a channel error regardless of the state of the EEI fields. The state of any given channel's error indicators is affected by writes to this register; it is also affected by writes to the CERR. On writes to the ERR, a 1 in any bit position clears the corresponding channel's error status. A 0 in any bit position has no effect on the corresponding channel's current error status. The CERR is provided so the error indicator for a single channel can easily be reset to 0.

6.5.5.15.3 Diagram

Bits	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	ERR3 1	ERR3 0	ERR2 9	ERR2 8	ERR2 7	ERR2 6	ERR2 5	ERR2 4	ERR2 3	ERR2 2	ERR2 1	ERR2 0	ERR1 9	ERR1 8	ERR1 7	ERR1 6
W	W1C															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bits	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	ERR1 5	ERR1 4	ERR1 3	ERR1 2	ERR1	ERR1 0	ERR 9	ERR 8	ERR 7	ERR 6	ERR 5	ERR 4	ERR 3	ERR 2	EBB 1	ERR 0
W	W1C															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

6.5.5.15.4 Fields

Field	Function
31 ERR31	Error In Channel 31 0b - No error in this channel has occurred 1b - An error in this channel has occurred
30 ERR30	Error In Channel 30 0b - No error in this channel has occurred 1b - An error in this channel has occurred
29 ERR29	Error In Channel 29 0b - No error in this channel has occurred 1b - An error in this channel has occurred
28 ERR28	Error In Channel 28 0b - No error in this channel has occurred 1b - An error in this channel has occurred
27 ERR27	Error In Channel 27 0b - No error in this channel has occurred 1b - An error in this channel has occurred
26 ERR26	Error In Channel 26 0b - No error in this channel has occurred 1b - An error in this channel has occurred
25 ERR25	Error In Channel 25 0b - No error in this channel has occurred 1b - An error in this channel has occurred
24 ERR24	Error In Channel 24 0b - No error in this channel has occurred 1b - An error in this channel has occurred
23 ERR23	Error In Channel 23 0b - No error in this channel has occurred 1b - An error in this channel has occurred

Table continues on the next page...

i.MX RT1060 Processor Reference Manual, Rev. 3, 07/2021

Field	Function
22 ERR22	Error In Channel 22 Ob - No error in this channel has occurred 1b - An error in this channel has occurred
21 ERR21	Error In Channel 21 0b - No error in this channel has occurred 1b - An error in this channel has occurred
20 ERR20	Error In Channel 20 0b - No error in this channel has occurred 1b - An error in this channel has occurred
19 ERR19	Error In Channel 19 0b - No error in this channel has occurred 1b - An error in this channel has occurred
18 ERR18	Error In Channel 18 Ob - No error in this channel has occurred 1b - An error in this channel has occurred
17 ERR17	Error In Channel 17 Ob - No error in this channel has occurred 1b - An error in this channel has occurred
16 ERR16	Error In Channel 16 Ob - No error in this channel has occurred 1b - An error in this channel has occurred
15 ERR15	Error In Channel 15 Ob - No error in this channel has occurred 1b - An error in this channel has occurred
14 ERR14	Error In Channel 14 Ob - No error in this channel has occurred 1b - An error in this channel has occurred
13 ERR13	Error In Channel 13 Ob - No error in this channel has occurred 1b - An error in this channel has occurred
12 ERR12	Error In Channel 12 0b - No error in this channel has occurred 1b - An error in this channel has occurred
11 ERR11	Error In Channel 11 0b - No error in this channel has occurred 1b - An error in this channel has occurred
10 ERR10	Error In Channel 10 0b - No error in this channel has occurred 1b - An error in this channel has occurred
9 ERR9	Error In Channel 9 0b - No error in this channel has occurred 1b - An error in this channel has occurred
8 ERR8	Error In Channel 8 0b - No error in this channel has occurred 1b - An error in this channel has occurred
7 ERR7	Error In Channel 7 0b - No error in this channel has occurred 1b - An error in this channel has occurred
6 ERR6	Error In Channel 6 0b - No error in this channel has occurred

Table continues on the next page...

Field	Function
	1b - An error in this channel has occurred
5 ERR5	Error In Channel 5 0b - No error in this channel has occurred 1b - An error in this channel has occurred
4 ERR4	Error In Channel 4 0b - No error in this channel has occurred 1b - An error in this channel has occurred
3 ERR3	Error In Channel 3 0b - No error in this channel has occurred 1b - An error in this channel has occurred
2 ERR2	Error In Channel 2 0b - No error in this channel has occurred 1b - An error in this channel has occurred
1 ERR1	Error In Channel 1 0b - No error in this channel has occurred 1b - An error in this channel has occurred
0 ERR0	Error In Channel 0 0b - No error in this channel has occurred 1b - An error in this channel has occurred

6.5.5.16 Hardware Request Status (HRS)

6.5.5.16.1 Offset

Register	Offset						
HRS	34h						

6.5.5.16.2 Function

The HRS register provides a bit map for the DMA channels, signaling the presence of a hardware request for each channel. The hardware request status bits reflect the current state of the register and qualified (via the ERQ fields) DMA request signals, as seen by the DMA's arbitration logic. This view into the hardware request signals may be used for debug purposes.

NOTE

These bits reflect the state of the request as seen by the arbitration logic. Therefore, this status is affected by the ERQ bits.

i.MX RT1060 Processor Reference Manual, Rev. 3, 07/2021

Each HRS field for its respective channel is 1 when a hardware request is present on the channel. After the request is completed and channel is free, the HRS field is automatically changed to 0 by hardware.

6.5.5.16.3 Diagram

Bits	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	HRS31	HRS30	HRS29	HRS28	HRS27	HRS26	HRS25	HRS24	HRS23	HRS22	HRS21	HRS20	HRS19	HRS18	HRS17	HRS16
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bits	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	HRS15	HRS14	HRS13	HRS12	HRS11	HRS10	HRS 9	HRS 8	HRS 7	HRS 6	HRS 5	HRS 4	HRS 3	HRS 2	HRS 1	HRS 0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

6.5.5.16.4 Fields

Field	Function
31	Hardware Request Status Channel 31 0b - A hardware service request for channel 31 is not present
HRS31	1b - A hardware service request for channel 31 is present
30	Hardware Request Status Channel 30
HRS30	0b - A hardware service request for channel 30 is not present 1b - A hardware service request for channel 30 is present
29	Hardware Request Status Channel 29
HRS29	0b - A hardware service request for channel 29 is not preset 1b - A hardware service request for channel 29 is present
28	Hardware Request Status Channel 28
HRS28	0b - A hardware service request for channel 28 is not present 1b - A hardware service request for channel 28 is present
27	Hardware Request Status Channel 27
HRS27	0b - A hardware service request for channel 27 is not present 1b - A hardware service request for channel 27 is present
26	Hardware Request Status Channel 26
HRS26	0b - A hardware service request for channel 26 is not present 1b - A hardware service request for channel 26 is present
25	Hardware Request Status Channel 25
HRS25	0b - A hardware service request for channel 25 is not present 1b - A hardware service request for channel 25 is present
24	Hardware Request Status Channel 24
HRS24	0b - A hardware service request for channel 24 is not present 1b - A hardware service request for channel 24 is present

Table continues on the next page...

Field	Function
23	Hardware Request Status Channel 23
HRS23	0b - A hardware service request for channel 23 is not present 1b - A hardware service request for channel 23 is present
22	Hardware Request Status Channel 22
HRS22	0b - A hardware service request for channel 22 is not present 1b - A hardware service request for channel 22 is present
21	Hardware Request Status Channel 21
HRS21	0b - A hardware service request for channel 21 is not present 1b - A hardware service request for channel 21 is present
20	Hardware Request Status Channel 20
HRS20	0b - A hardware service request for channel 20 is not present 1b - A hardware service request for channel 20 is present
19	Hardware Request Status Channel 19
HRS19	0b - A hardware service request for channel 19 is not present 1b - A hardware service request for channel 19 is present
18	Hardware Request Status Channel 18
HRS18	0b - A hardware service request for channel 18 is not present 1b - A hardware service request for channel 18 is present
17	Hardware Request Status Channel 17
HRS17	0b - A hardware service request for channel 17 is not present 1b - A hardware service request for channel 17 is present
16	Hardware Request Status Channel 16
HRS16	0b - A hardware service request for channel 16 is not present 1b - A hardware service request for channel 16 is present
15	Hardware Request Status Channel 15
HRS15	0b - A hardware service request for channel 15 is not present 1b - A hardware service request for channel 15 is present
14	Hardware Request Status Channel 14
HRS14	0b - A hardware service request for channel 14 is not present 1b - A hardware service request for channel 14 is present
13	Hardware Request Status Channel 13
HRS13	0b - A hardware service request for channel 13 is not present 1b - A hardware service request for channel 13 is present
12	Hardware Request Status Channel 12
HRS12	0b - A hardware service request for channel 12 is not present 1b - A hardware service request for channel 12 is present
11	Hardware Request Status Channel 11
HRS11	0b - A hardware service request for channel 11 is not present 1b - A hardware service request for channel 11 is present
10	Hardware Request Status Channel 10
HRS10	0b - A hardware service request for channel 10 is not present 1b - A hardware service request for channel 10 is present
9	Hardware Request Status Channel 9
HRS9	0b - A hardware service request for channel 9 is not present 1b - A hardware service request for channel 9 is present
8	Hardware Request Status Channel 8
HRS8	0b - A hardware service request for channel 8 is not present 1b - A hardware service request for channel 8 is present
7	Hardware Request Status Channel 7
HRS7	0b - A hardware service request for channel 7 is not present

Table continues on the next page...

i.MX RT1060 Processor Reference Manual, Rev. 3, 07/2021

Field	Function							
	1b - A hardware service request for channel 7 is present							
6	Hardware Request Status Channel 6							
HRS6	0b - A hardware service request for channel 6 is not present 1b - A hardware service request for channel 6 is present							
5	Hardware Request Status Channel 5							
HRS5	0b - A hardware service request for channel 5 is not present 1b - A hardware service request for channel 5 is present							
4	Hardware Request Status Channel 4							
HRS4	0b - A hardware service request for channel 4 is not present 1b - A hardware service request for channel 4 is present							
3	Hardware Request Status Channel 3							
HRS3	0b - A hardware service request for channel 3 is not present 1b - A hardware service request for channel 3 is present							
2	Hardware Request Status Channel 2							
HRS2	0b - A hardware service request for channel 2 is not present 1b - A hardware service request for channel 2 is present							
1	Hardware Request Status Channel 1							
HRS1	0b - A hardware service request for channel 1 is not present 1b - A hardware service request for channel 1 is present							
0	Hardware Request Status Channel 0							
HRS0	0b - A hardware service request for channel 0 is not present 1b - A hardware service request for channel 0 is present							

6.5.5.17 Enable Asynchronous Request in Stop (EARS)

6.5.5.17.1 Offset

Register	Offset							
EARS	44h							

6.5.5.17.2 Function

The EARS register is used to enable or disable the DMA requests in Enable Request (ERQ) by AND'ing the bits of these two registers.

6.5.5.17.3 Diagram

Bits	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	131	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
W	EDREQ	EDREQ	EDREQ	EDREQ	EDREQ	EDREQ	EDREQ	EDREQ	EDREQ	EDREQ	EDREQ	EDREQ	EDREQ	EDREQ	EDREQ	EDREQ
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
									1							
Bits	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	15	4	13	12	=	10										
W	EDREQ	EDREQ_	EDREQ	EDREQ_	EDREQ_	EDREQ	EDREQ_9	EDREQ_8	EDREQ_7	EDREQ_6	EDREQ_5	EDREQ_4	EDREQ_3	EDREQ_2	EDREQ_1	EDREQ_0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

6.5.5.17.4 Fields

Field	Function						
31	Enable asynchronous DMA request in stop mode for channel 31.						
EDREQ_31	0b - Disable asynchronous DMA request for channel 31 1b - Enable asynchronous DMA request for channel 31						
30	Enable asynchronous DMA request in stop mode for channel 30.						
EDREQ_30	0b - Disable asynchronous DMA request for channel 30 1b - Enable asynchronous DMA request for channel 30						
29	Enable asynchronous DMA request in stop mode for channel 29.						
EDREQ_29	0b - Disable asynchronous DMA request for channel 29 1b - Enable asynchronous DMA request for channel 29						
28	Enable asynchronous DMA request in stop mode for channel 28.						
EDREQ_28	0b - Disable asynchronous DMA request for channel 28 1b - Enable asynchronous DMA request for channel 28						
27	Enable asynchronous DMA request in stop mode for channel 27.						
EDREQ_27	0b - Disable asynchronous DMA request for channel 27 1b - Enable asynchronous DMA request for channel 27						
26	Enable asynchronous DMA request in stop mode for channel 26.						
EDREQ_26	0b - Disable asynchronous DMA request for channel 26 1b - Enable asynchronous DMA request for channel 26						
25	Enable asynchronous DMA request in stop mode for channel 25.						
EDREQ_25	0b - Disable asynchronous DMA request for channel 25 1b - Enable asynchronous DMA request for channel 25						
24	Enable asynchronous DMA request in stop mode for channel 24.						
EDREQ_24	0b - Disable asynchronous DMA request for channel 24 1b - Enable asynchronous DMA request for channel 24						
23	Enable asynchronous DMA request in stop mode for channel 23.						
EDREQ_23	0b - Disable asynchronous DMA request for channel 23 1b - Enable asynchronous DMA request for channel 23						
22	Enable asynchronous DMA request in stop mode for channel 22. 0b - Disable asynchronous DMA request for channel 22						

Table continues on the next page...

i.MX RT1060 Processor Reference Manual, Rev. 3, 07/2021

Field	Function
EDREQ_22	1b - Enable asynchronous DMA request for channel 22
21 EDREQ_21	Enable asynchronous DMA request in stop mode for channel 21. 0b - Disable asynchronous DMA request for channel 21 1b - Enable asynchronous DMA request for channel 21
20 EDREQ_20	Enable asynchronous DMA request in stop mode for channel 20. 0b - Disable asynchronous DMA request for channel 20 1b - Enable asynchronous DMA request for channel 20
19 EDREQ_19	Enable asynchronous DMA request in stop mode for channel 19. 0b - Disable asynchronous DMA request for channel 19 1b - Enable asynchronous DMA request for channel 19
18 EDREQ_18	Enable asynchronous DMA request in stop mode for channel 18. 0b - Disable asynchronous DMA request for channel 18 1b - Enable asynchronous DMA request for channel 18
17 EDREQ_17	Enable asynchronous DMA request in stop mode for channel 17. 0b - Disable asynchronous DMA request for channel 17 1b - Enable asynchronous DMA request for channel 17
16 EDREQ_16	Enable asynchronous DMA request in stop mode for channel 16. 0b - Disable asynchronous DMA request for channel 16 1b - Enable asynchronous DMA request for channel 16
15 EDREQ_15	Enable asynchronous DMA request in stop mode for channel 15. 0b - Disable asynchronous DMA request for channel 15 1b - Enable asynchronous DMA request for channel 15
14 EDREQ_14	Enable asynchronous DMA request in stop mode for channel 14. 0b - Disable asynchronous DMA request for channel 14 1b - Enable asynchronous DMA request for channel 14
13 EDREQ_13	Enable asynchronous DMA request in stop mode for channel 13. 0b - Disable asynchronous DMA request for channel 13 1b - Enable asynchronous DMA request for channel 13
12 EDREQ_12	Enable asynchronous DMA request in stop mode for channel 12. 0b - Disable asynchronous DMA request for channel 12 1b - Enable asynchronous DMA request for channel 12
11 EDREQ_11	Enable asynchronous DMA request in stop mode for channel 11. 0b - Disable asynchronous DMA request for channel 11 1b - Enable asynchronous DMA request for channel 11
10 EDREQ_10	Enable asynchronous DMA request in stop mode for channel 10. 0b - Disable asynchronous DMA request for channel 10 1b - Enable asynchronous DMA request for channel 10
9 EDREQ_9	Enable asynchronous DMA request in stop mode for channel 9. 0b - Disable asynchronous DMA request for channel 9 1b - Enable asynchronous DMA request for channel 9
8 EDREQ_8	Enable asynchronous DMA request in stop mode for channel 8. 0b - Disable asynchronous DMA request for channel 8 1b - Enable asynchronous DMA request for channel 8
7 EDREQ_7	Enable asynchronous DMA request in stop mode for channel 7. 0b - Disable asynchronous DMA request for channel 7 1b - Enable asynchronous DMA request for channel 7
6 EDREQ_6	Enable asynchronous DMA request in stop mode for channel 6. 0b - Disable asynchronous DMA request for channel 6 1b - Enable asynchronous DMA request for channel 6
5	Enable asynchronous DMA request in stop mode for channel 5.

Table continues on the next page...

151

Field	Function
EDREQ_5	0b - Disable asynchronous DMA request for channel 5 1b - Enable asynchronous DMA request for channel 5
4 EDREQ_4	Enable asynchronous DMA request in stop mode for channel 4. 0b - Disable asynchronous DMA request for channel 4 1b - Enable asynchronous DMA request for channel 4
3 EDREQ_3	Enable asynchronous DMA request in stop mode for channel 3. 0b - Disable asynchronous DMA request for channel 3. 1b - Enable asynchronous DMA request for channel 3.
2 EDREQ_2	Enable asynchronous DMA request in stop mode for channel 2. 0b - Disable asynchronous DMA request for channel 2 1b - Enable asynchronous DMA request for channel 2
1 EDREQ_1	Enable asynchronous DMA request in stop mode for channel 1. 0b - Disable asynchronous DMA request for channel 1 1b - Enable asynchronous DMA request for channel 1
0 EDREQ_0	Enable asynchronous DMA request in stop mode for channel 0. 0b - Disable asynchronous DMA request for channel 0 1b - Enable asynchronous DMA request for channel 0

6.5.5.18 Channel Priority (DCHPRI0 - DCHPRI31)

6.5.5.18.1 Offset

For n = 0 to 31:

Register	Offset							
DCHPRIn	$100h + (n + 3 - 2 \times (n \mod 4))$							

6.5.5.18.2 Function

When fixed-priority channel arbitration is enabled (CR[ERCA] = 0), the contents of these registers define the unique priorities associated with each channel within a group. The channel priorities are evaluated by numeric value; for example, 0 is the lowest priority, 1 is the next higher priority, then 2, 3, and so on. Software must program the channel priorities with unique values; otherwise, a configuration error is reported. The range of the priority value is limited to the values of 0 through 15. When read, the GRPPRI bits of the DCHPRIn register reflect the current priority level of the group of channels in which the corresponding channel resides. GRPPRI bits are not affected by writes to the DCHPRIn registers. The group priority is assigned in the DMA control register.

6.5.5.18.3 **Diagram**



See Register reset values.

6.5.5.18.4 Register reset values

Register	Reset value
DCHPRI0	00h
DCHPRI1	01h
DCHPRI2	02h
DCHPRI3	03h
DCHPRI4	04h
DCHPRI5	05h
DCHPRI6	06h
DCHPRI7	07h
DCHPRI8	08h
DCHPRI9	09h
DCHPRI10	0Ah
DCHPRI11	0Bh
DCHPRI12	0Ch
DCHPRI13	0Dh
DCHPRI14	0Eh
DCHPRI15	0Fh
DCHPRI16	10h
DCHPRI17	11h
DCHPRI18	12h
DCHPRI19	13h
DCHPRI20	14h
DCHPRI21	15h
DCHPRI22	16h
DCHPRI23	17h
DCHPRI24	18h
DCHPRI25	19h
DCHPRI26	1Ah
DCHPRI27	1Bh
DCHPRI28	1Ch
DCHPRI29	1Dh

Table continues on the next page...

Chapter 6 Enhanced Direct Memory Access (eDMA)

Register	Reset value
DCHPRI30	1Eh
DCHPRI31	1Fh

6.5.5.18.5 Fields

Field	Function								
7	Enable Channel Preemption. This field resets to 0.								
ECP	0b - Channel n cannot be suspended by a higher priority channel's service request 1b - Channel n can be temporarily suspended by the service request of a higher priority channel								
6	Disable Preempt Ability. This field resets to 0.								
DPA	0b - Channel n can suspend a lower priority channel 1b - Channel n cannot suspend any channel, regardless of channel priority								
5-4	Channel n Current Group Priority								
GRPPRI	Group priority assigned to this channel group when fixed-priority arbitration is enabled. This field is read-only; writes are ignored.								
3-0	Channel n Arbitration Priority								
CHPRI	Channel priority when fixed-priority arbitration is enabled.								

6.5.5.19 TCD Source Address (TCD0_SADDR - TCD31_SADDR)

6.5.5.19.1 Offset


For n = 0 to 31:

Register	Offset
TCDn_SADDR	1000h + (n × 20h)

6.5.5.19.2 Function

This register contains the source address of the transfer.

6.5.5.19.3 Diagram



6.5.5.19.4 Fields

Field	Function							
31-0	Source Address							
SADDR	Memory address pointing to the source data.							

6.5.5.20 TCD Signed Source Address Offset (TCD0_SOFF - TCD31_SOFF)

6.5.5.20.1 Offset

For n = 0 to 31:

Register	Offset
TCDn_SOFF	1004h + (n × 20h)

6.5.5.20.2 Diagram



6.5.5.20.3 Fields

Field	Function									
15-0	Source address signed offset									
SOFF	Sign-extended offset applied to the current source address to form the next-state value as each source read is completed.									

6.5.5.21 TCD Transfer Attributes (TCD0_ATTR - TCD31_ATTR)

6.5.5.21.1 Offset

For n = 0 to 31:

Register	Offset
TCDn_ATTR	1006h + (n × 20h)

6.5.5.21.2 Diagram

Bits	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	CMOD				00175			DMOD				DOIZE				
W	SMOD				SSIZE				DMOD				DSIZE			
Reset	u	u	u	u	u	u	u	u	u	u	u	u	u	u	u	u

6.5.5.21.3 Fields

Field	Function
15-11	Source Address Modulo
SMOD	Any non-zero value in this field defines a specific address range specified to be the value after SADDR + SOFF calculation is performed on the original register value. Setting this field provides the ability to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate value for the queue, freezing the desired number of upper address bits. The value programmed into this field specifies the number of lower address bits allowed to change. For a circular queue application, the SOFF is typically set to the transfer size to implement post-increment addressing with the SMOD function constraining the addresses to a 0-modulo-size range. 00000b - Source address modulo feature is disabled 00001-11111b - Value defines address range used to set up circular data queue
10-8	Source data transfer size
SSIZE	 NOTE: Using a reserved value causes a configuration error. The eDMA defaults to privileged data access for all transactions.

Table continues on the next page...

i.MX RT1060 Processor Reference Manual, Rev. 3, 07/2021

Field	Function
	000b - 8-bit
	001b - 16-bit
	010b - 32-bit
	011b - 64-bit
	100b - Reserved
	101b - 32-byte burst (4 beats of 64 bits)
	110b - Reserved
	111b - Reserved
7-3	Destination Address Modulo
DMOD	See the SMOD definition.
2-0	Destination data transfer size
DSIZE	See the SSIZE definition.

TCD Minor Byte Count (Minor Loop Mapping Disabled) 6.5.5.22 (TCD0 NBYTES MLNO-TCD31 NBYTES MLNO)

6.5.5.22.1 Offset

For n = 0 to 31:

Register	Offset
TCDn_NBYTES_MLNO	1008h + (n × 20h)

6.5.5.22.2 Function

This register, or one of the next two registers (TCD_NBYTES_MLOFFNO, TCD_NBYTES_MLOFFYES), that defines the number of bytes to transfer per request. Which register to use depends on whether minor loop mapping is disabled, is enabled but not used for this channel, or is enabled and used.

TCD word 2 is defined as follows if minor loop mapping is disabled (CR[EMLM] = 0).

If minor loop mapping is enabled, see the TCD_NBYTES_MLOFFNO and TCD_NBYTES_MLOFFYES register descriptions for the definition of TCD word 2.

i.MX RT1060 Processor Reference Manual, Rev. 3, 07/2021 156 **NXP Semiconductors**

6.5.5.22.3 Diagram

Bits	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R								NDV	TEC							
w								NBY	IES							
Reset	u	u	u	u	u	u	u	u	u	u	u	u	u	u	u	u
Bits	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R								NBY	TEC							
w								NDY	IES							
Reset	u	u	u	u	u	u	u	u	u	u	u	u	u	u	u	u

6.5.5.22.4 Fields

Field	Function
31-0	Minor Byte Transfer Count
NBYTES	Number of bytes to be transferred in each service request of the channel. As a channel activates, the appropriate TCD contents load into the eDMA engine, and the appropriate reads and writes are performed until the minor byte transfer count has transferred. This is an indivisible operation and cannot be halted. It can, however, be stalled by using the bandwidth control field, or via preemption.
	After the minor count is exhausted, the SADDR and DADDR values are written back into the TCD memory, and the major iteration count is decremented and restored to the TCD memory. If the major iteration count is completed, additional processing is performed.
	NOTE: An NBYTES value of 0x0000_0000 is interpreted as a 4 GB transfer.

6.5.5.23 TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled) (TCD0_NBYTES_MLOFFNO - TCD31_NBYTES_MLOFFNO)

6.5.5.23.1 Offset

For n = 0 to 31:

Register	Offset
TCDn_NBYTES_MLOFF NO	1008h + (n × 20h)

6.5.5.23.2 Function


One of three registers (this register, TCD_NBYTES_MLNO, or TCD_NBYTES_MLOFFYES), that defines the number of bytes to transfer per request. Which register to use depends on whether minor loop mapping is disabled, is enabled but not used for this channel, or is enabled and used.

TCD word 2 is defined as follows if:

- Minor loop mapping is enabled (CR[EMLM] = 1) and
- SMLOE = 0 and DMLOE = 0

If minor loop mapping is enabled and SMLOE = 1 or DMLOE = 1, refer to the TCD_NBYTES_MLOFFYES register description. If minor loop mapping is disabled, refer to the TCD_NBYTES_MLNO register description.

6.5.5.23.3 Diagram



6.5.5.23.4 Fields

Field	Function
31	Source Minor Loop Offset Enable
SMLOE	Specifies whether the minor loop offset is applied to the source address when the minor loop completes. 0b - The minor loop offset is not applied to the SADDR 1b - The minor loop offset is applied to the SADDR
30	Destination Minor Loop Offset Enable
DMLOE	Specifies whether the minor loop offset is applied to the destination address when the minor loop completes. Ob - The minor loop offset is not applied to the DADDR 1b - The minor loop offset is applied to the DADDR
29-0	Minor Byte Transfer Count
NBYTES	Number of bytes to be transferred in each service request of the channel.

159

Field	Function
	As a channel activates, the appropriate TCD contents load into the eDMA engine, and the appropriate reads and writes are performed until the minor byte transfer count has transferred. This is an indivisible operation and cannot be halted. It can, however, be stalled by using the bandwidth control field, or via preemption. After the minor count is exhausted, the SADDR and DADDR values are written back into the TCD memory, and the major iteration count is decremented and restored to the TCD memory. If the major iteration count is completed, additional processing is performed.

6.5.5.24 TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled) (TCD0_NBYTES_MLOFFYES - TCD31_NBYTES_MLOFFYES)

6.5.5.24.1 Offset

For n = 0 to 31:

Register	Offset
TCDn_NBYTES_MLOFF YES	1008h + (n × 20h)

6.5.5.24.2 Function

One of three registers (this register, TCD_NBYTES_MLNO, or TCD_NBYTES_MLOFFNO), that defines the number of bytes to transfer per request. Which register to use depends on whether minor loop mapping is disabled, is enabled but not used for this channel, or is enabled and used.

TCD word 2 is defined as follows if:

- Minor loop mapping is enabled (CR[EMLM] = 1) and
- Minor loop offset is enabled (SMLOE or DMLOE = 1)

If minor loop mapping is enabled and SMLOE = 0 and DMLOE = 0, refer to the TCD_NBYTES_MLOFFNO register description. If minor loop mapping is disabled, refer to the TCD_NBYTES_MLNO register description.

6.5.5.24.3 Diagram

Bits	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	OE	OE	OFF													
W	SML	DML(MLO													
Reset	u	u	u	u	u	u	u	u	u	u	u	u	u	u	u	u
Bits	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W			MLO	OFF							NBY	TES				
Reset	u	u	u	u	u	u	u	u	u	u	u	u	u	u	u	u

6.5.5.24.4 Fields

Field	Function
31	Source Minor Loop Offset Enable
SMLOE	Specifies whether the minor loop offset is applied to the source address when the minor loop completes. 0b - The minor loop offset is not applied to the SADDR 1b - The minor loop offset is applied to the SADDR
30	Destination Minor Loop Offset Enable
DMLOE	Specifies whether the minor loop offset is applied to the destination address when the minor loop completes. 0b - The minor loop offset is not applied to the DADDR 1b - The minor loop offset is applied to the DADDR
29-10	If SMLOE = 1 or DMLOE = 1, this field represents a sign-extended offset applied to the source or
MLOFF	destination address to form the next-state value after the minor loop completes.
9-0	Minor Byte Transfer Count
NBYTES	Number of bytes to be transferred in each service request of the channel.
	As a channel activates, the appropriate TCD contents load into the eDMA engine, and the appropriate reads and writes are performed until the minor byte transfer count has transferred. This is an indivisible operation and cannot be halted. It can, however, be stalled by using the bandwidth control field, or via preemption.
	After the minor count is exhausted, the SADDR and DADDR values are written back into the TCD memory, and the major iteration count is decremented and restored to the TCD memory. If the major iteration count is completed, additional processing is performed.


6.5.5.25 TCD Last Source Address Adjustment (TCD0_SLAST - TCD31_SLAST)

6.5.5.25.1 Offset

For n = 0 to 31:

Register	Offset
TCDn_SLAST	100Ch + (n × 20h)

6.5.5.25.2 Diagram



6.5.5.25.3 Fields

Field	Function
31-0	Last Source Address Adjustment
SLAST	Adjustment value added to the source address at the completion of the major iteration count. This value can be applied to restore the source address to the initial value, or adjust the address to reference the next data structure.
	This register uses two's complement notation; the overflow bit is discarded.

6.5.5.26 TCD Destination Address (TCD0_DADDR - TCD31_DADDR)

6.5.5.26.1 Offset

For n = 0 to 31:

Register	Offset
TCDn_DADDR	$1010h + (n \times 20h)$

6.5.5.26.2 Function

This register contains the destination address of the transfer.

6.5.5.26.3 Diagram



6.5.5.26.4 Fields

Field	Function
31-0	Destination Address
DADDR	Memory address pointing to the destination data.

6.5.5.27 TCD Signed Destination Address Offset (TCD0_DOFF - TCD31_DOFF)

6.5.5.27.1 Offset

For n = 0 to 31:

Register	Offset
TCDn_DOFF	1014h + (n × 20h)

6.5.5.27.2 Diagram



i.MX RT1060 Processor Reference Manual, Rev. 3, 07/2021

6.5.5.27.3 **Fields**

Field	Function
15-0	Destination Address Signed Offset
DOFF	Sign-extended offset applied to the current destination address to form the next-state value as each destination write is completed.

6.5.5.28 TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled) (TCD0 CITER ELINKNO -TCD31 CITER ELINKNO)

6.5.5.28.1 Offset

For n = 0 to 31:

Register	Offset
TCDn_CITER_ELINKNO	1016h + (n × 20h)

6.5.5.28.2 Function

This register contains the minor-loop channel-linking configuration and the channel's current iteration count. It is the same register as TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled) (TCD0_CITER_ELINKYES -TCD31 CITER ELINKYES), but its fields are defined differently based on the state of the ELINK field. If the ELINK field is 0, this register is defined as follows.

Diagram 6.5.5.28.3



i.MX RT1060 Processor Reference Manual, Rev. 3, 07/2021 **NXP Semiconductors** 163

6.5.5.28.4 Fields

Field	Function
15	Enable channel-to-channel linking on minor-loop complete
ELINK	As the channel completes the minor loop, this field enables linking to another channel, defined by the LINKCH field. The link target channel initiates a channel service request via an internal mechanism that sets TCDn_CSR[START] of the specified channel.
	If channel linking is disabled, the CITER value is extended to 15 bits in place of a link channel number. If the major loop is exhausted, this link mechanism is suppressed in favor of the MAJORELINK channel linking.
	NOTE: This field must be equal to BITER[ELINK]; otherwise, a configuration error is reported. 0b - Channel-to-channel linking is disabled 1b - Channel-to-channel linking is enabled
14-0	Current Major Iteration Count
CITER	This field is the current major loop count for the channel. It is decremented each time the minor loop is completed and updated in the transfer control descriptor memory. After the major iteration count is exhausted, the channel performs a number of operations, for example, final source and destination address calculations. It optionally generates an interrupt to signal channel completion before reloading the CITER field from the Beginning Iteration Count (BITER) field.
	 NOTE: When the CITER field is initially loaded by software, it must be set to the same value as that contained in the BITER field. If the channel is configured to execute a single service request, the initial values of BITER and CITER should be 0x0001.

6.5.5.29 TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled) (TCD0_CITER_ELINKYES - TCD31_CITER_ELINKYES)

6.5.5.29.1 Offset

For n = 0 to 31:


Register	Offset
TCDn_CITER_ELINKYE	1016h + (n × 20h)

6.5.5.29.2 Function

This register contains the minor-loop channel-linking configuration and the channel's current iteration count. It is the same register as TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled) (TCD0_CITER_ELINKNO - TCD31_CITER_ELINKNO), but its fields are defined differently based on the state of the ELINK field. If the ELINK field is 1, this register is defined as follows.

i.MX RT1060 Processor Reference Manual, Rev. 3, 07/2021

6.5.5.29.3 Diagram



6.5.5.29.4 Fields

Field	Function
15	Enable channel-to-channel linking on minor-loop complete
ELINK	As the channel completes the minor loop, this field enables linking to another channel, defined by the LINKCH field. The link target channel initiates a channel service request via an internal mechanism that sets TCDn_CSR[START] of the specified channel.
	If channel linking is disabled, the CITER value is extended to 15 bits in place of a link channel number. If the major loop is exhausted, this link mechanism is suppressed in favor of the MAJORELINK channel linking.
	NOTE: This field must be equal to BITER[ELINK]; otherwise, a configuration error is reported. 0b - Channel-to-channel linking is disabled 1b - Channel-to-channel linking is enabled
14	Reserved
_	
13-9	Minor Loop Link Channel Number
LINKCH	If channel-to-channel linking is enabled (ELINK = 1), then after the minor loop is exhausted, the eDMA engine initiates a channel service request to the channel defined by this field, by setting that channel's TCDn_CSR[START].
8-0	Current Major Iteration Count
CITER	This field is the current major loop count for the channel. It is decremented each time the minor loop is completed and updated in the transfer control descriptor memory. After the major iteration count is exhausted, the channel performs a number of operations, for example, final source and destination address calculations. It optionally generates an interrupt to signal channel completion before reloading the CITER field from the Beginning Iteration Count (BITER) field.
	 NOTE: When the CITER field is initially loaded by software, it must be set to the same value as that contained in the BITER field. If the channel is configured to execute a single service request, the initial values of BITER and CITER should be 0x0001.

6.5.5.30 TCD Last Destination Address Adjustment/Scatter Gather Address (TCD0_DLASTSGA - TCD31_DLASTSGA)


i.MX RT1060 Processor Reference Manual, Rev. 3, 07/2021

6.5.5.30.1 Offset

For n = 0 to 31:

Register	Offset
TCDn_DLASTSGA	1018h + (n × 20h)

6.5.5.30.2 Diagram



6.5.5.30.3 Fields

Field	Function
31-0	Destination last address adjustment, or next memory address TCD for channel (scatter/gather)
DLASTSGA	If (TCDn_CSR[ESG] = 0) then: • This is the adjustment value added to the destination address at the completion of the major iteration count. This value can apply to restore the destination address to the initial value or adjust the address to reference the next data structure. • This field uses two's complement notation for the final destination address adjustment.
	Otherwise:
	This address points to the beginning of a 0-modulo 32-byte region containing the next TCD to be loaded into this channel. This channel reload is performed as the major iteration count completes. The scatter/gather address must be 0-modulo 32-byte; otherwise a configuration error is reported.


6.5.5.31 TCD Control and Status (TCD0_CSR - TCD31_CSR)

6.5.5.31.1 Offset

For n = 0 to 31:

Register	Offset
TCDn_CSR	101Ch + (n × 20h)

6.5.5.31.2 Diagram



6.5.5.31.3 Fields

Field	Function
15-14	Bandwidth Control
BWC	Throttles the amount of bus bandwidth consumed by the eDMA. Generally, as the eDMA processes the minor loop, it continuously generates read/write sequences until the minor count is exhausted. This field forces the eDMA to stall after the completion of each read/write access to control the bus request bandwidth seen by the crossbar switch.
	NOTE: If the source and destination sizes are equal, this field is ignored between the first and second transfers and after the last write of each minor loop. This behavior is a side effect of reducing start-up latency. 00b - No eDMA engine stalls 01b - Reserved 10b - eDMA engine stalls for 4 cycles after each R/W 11b - eDMA engine stalls for 8 cycles after each R/W
13	Reserved
_	
12-8	Major Loop Link Channel Number
MAJORLINKCH	If (MAJORELINK = 0) then:
	No channel-to-channel linking, or chaining, is performed after the major loop counter is exhausted.
	Otherwise:
	 After the major loop counter is exhausted, the eDMA engine initiates a channel service request at the channel defined by this field by setting that channel's START bit.
7	Channel Done
DONE	This field indicates whether the eDMA has completed the major loop. The eDMA engine sets the value of this field to 1 when the CITER count reaches zero. The value of this field is reset to 0 by the hardware (when the channel is activated) or by software.
	NOTE: This field must be 0 to write the MAJORELINK or ESG fields.
6	Channel Active

Table continues on the next page...

Field	Function						
ACTIVE	This field indicates whether the channel is currently in execution. The eDMA sets the value of this field to 1 when channel service begins, and resets it to 0 as the minor loop completes or when any error condition is detected.						
5	Enable channel-to-channel linking on major loop complete						
MAJORELINK	As the channel completes the major loop, this field controls linking to another channel, defined by MAJORLINKCH. The link target channel initiates a channel service request via an internal mechanism that sets TCDn_CSR[START] of the specified channel.						
	NOTE: To support the dynamic linking coherency model, this field is forced to zero when written to when TCDn_CSR[DONE] is set. 0b - Channel-to-channel linking is disabled 1b - Channel-to-channel linking is enabled						
4	Enable Scatter/Gather Processing						
ESG	As the channel completes the major loop, this field controls scatter/gather processing in the current channel. If enabled, the eDMA engine uses DLASTSGA as a memory pointer to a 0-modulo 32-bit address containing a 32-byte data structure loaded as the TCD into local memory.						
	NOTE: To support the dynamic scatter/gather coherency model, this field is forced to zero when written to when TCDn_CSR[DONE] is set. 0b - The current channel's TCD is normal format 1b - The current channel's TCD specifies a scatter gather format						
3	Disable Request						
DREQ	If the value of this field is 1, eDMA hardware automatically writes 0 to the corresponding ERQ field when the current major iteration count reaches zero. 0b - The channel's ERQ field is not affected 1b - The channel's ERQ field value changes to 0 when the major loop is complete						
2	Enable an interrupt when major counter is half complete.						
INTHALF	If the value of this field is 1, the channel generates an interrupt request by setting the appropriate field in the INT register when the current major iteration count reaches the halfway point. Specifically, the comparison performed by the eDMA engine is (CITER == (BITER >> 1)). This halfway point interrupt request is provided to support double-buffered, also known as ping-pong, schemes or other types of data movement where the processor needs an early indication of the transfer's progress.						
	NOTE: If BITER = 1, do not use INTHALF. Use INTMAJOR instead. 0b - Half-point interrupt is disabled 1b - Half-point interrupt is enabled						
1	Enable an interrupt when major iteration count completes.						
INTMAJOR	If the value of this field is 1, the channel generates an interrupt request by setting the appropriate field in the INT when the current major iteration count reaches zero. 0b - End of major loop interrupt is disabled 1b - End of major loop interrupt is enabled						
0	Channel Start						
START	If the value of this field is 1, the channel is requesting service. eDMA hardware automatically writes 0 to this field after the channel begins execution. 0b - Channel is not explicitly started 1b - Channel is explicitly started via a software initiated service request						

6.5.5.32 TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled) (TCD0_BITER_ELINKNO - TCD31_BITER_ELINKNO)

6.5.5.32.1 Offset

For n = 0 to 31:

Register	Offset
TCDn_BITER_ELINKNO	101Eh + (n × 20h)

6.5.5.32.2 Function

If TCDn_BITER[ELINK] is 0, the TCDn_BITER register is defined as follows.

6.5.5.32.3 Diagram

Bits	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	¥	ш														
W	E	BH														
Reset	u	u	u	u	u	u	u	u	u	u	u	u	u	u	u	u

6.5.5.32.4 Fields

Field	Function						
15	Enables channel-to-channel linking on minor loop complete						
ELINK	As the channel completes the minor loop, this field enables linking to another channel, defined by BITER[LINKCH]. The link target channel initiates a channel service request via an internal mechanism that sets TCDn_CSR[START] of the specified channel. If channel linking is disabled, the BITER value extends to 15 bits in place of a link channel number. If the major loop is exhausted, this link mechanism suppressed in favor of the MAJORELINK channel linking.						
	NOTE: When the software loads the TCD, this field must be set equal to the corresponding CITER field otherwise, a configuration error is reported. As the major iteration count is exhausted, the contents of this field are reloaded into the CITER field. 0b - Channel-to-channel linking is disabled 1b - Channel-to-channel linking is enabled						
14-0	Starting Major Iteration Count						
BITER	As the TCD is first loaded by software, this 9-bit (ELINK = 1) or 15-bit (ELINK = 0) field must be equal to the value in the CITER field. As the major iteration count is exhausted, the contents of this field are reloaded into the CITER field.						
	NOTE: When the software loads the TCD, this field must be set equal to the corresponding CITER field; otherwise, a configuration error is reported. As the major iteration count is exhausted, the contents of this field are reloaded into the CITER field. If the channel is configured to execute a single service request, the initial values of BITER and CITER should be 0x0001.						

i.MX RT1060 Processor Reference Manual, Rev. 3, 07/2021

6.5.5.33 TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled) (TCD0_BITER_ELINKYES - TCD31_BITER_ELINKYES)

6.5.5.33.1 Offset


For n = 0 to 31:

Register	Offset
TCDn_BITER_ELINKYE	101Eh + (n × 20h)

6.5.5.33.2 Function

If TCDn_BITER[ELINK] is 1, the TCDn_BITER register is defined as follows.

6.5.5.33.3 Diagram



6.5.5.33.4 Fields

Field	Function
15	Enables channel-to-channel linking on minor loop complete
ELINK	As the channel completes the minor loop, this field enables linking to another channel, defined by BITER[LINKCH]. The link target channel initiates a channel service request via an internal mechanism that sets TCDn_CSR[START] of the specified channel. If channel linking disables, the BITER value extends to 15 bits in place of a link channel number. If the major loop is exhausted, this link mechanism is suppressed in favor of the MAJORELINK channel linking.
	NOTE: When the software loads the TCD, this field must be set equal to the corresponding CITER field; otherwise, a configuration error is reported. As the major iteration count is exhausted, the contents of this field are reloaded into the CITER field. 0b - Channel-to-channel linking is disabled 1b - Channel-to-channel linking is enabled
14	Reserved
_	

Table continues on the next page...

i.MX RT1060 Processor Reference Manual, Rev. 3, 07/2021

Chapter 6 Enhanced Direct Memory Access (eDMA)

Field	Function						
13-9	ink Channel Number						
LINKCH	If channel-to-channel linking is enabled (ELINK = 1), then after the minor loop is exhausted, the eDMA engine initiates a channel service request at the channel defined by this field, by setting that channel's TCDn_CSR[START].						
	NOTE: When the software loads the TCD, this field must be set equal to the corresponding CITER field; otherwise, a configuration error is reported. As the major iteration count is exhausted, the contents of this field are reloaded into the CITER field.						
8-0	Starting major iteration count						
BITER	As the TCD is first loaded by software, this 9-bit (ELINK = 1) or 15-bit (ELINK = 0) field must be equal to the value in the CITER field. As the major iteration count is exhausted, the contents of this field are reloaded into the CITER field.						
	NOTE: When the software loads the TCD, this field must be set equal to the corresponding CITER field; otherwise, a configuration error is reported. As the major iteration count is exhausted, the contents of this field are reloaded into the CITER field. If the channel is configured to execute a single service request, the initial values of BITER and CITER should be 0x0001.						

i.MX RT1060 Processor Reference Manual, Rev. 3, 07/2021

i.MX RT1060 Processor Reference Manual, Rev. 3, 07/2021