


1-bit ALU

F0	F1	Q
0	0	SumDiff
0	1	$A \oplus B$
1	0	$A \wedge B$
1	1	$A \vee B$



Copyright (C) 2019 John Winans

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2.

You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

If you chose to manufacture products based on this design, please notify me (see license section 4.2) via john@winans.org

Sheet: /ALU0/

File: ALU-SLICE.sch

Title: 1-bit ALU

Size: USLetter Date: 2019-09-18

KiCad E.D.A. kicad 5.1.5+dfsg1-2build2

Rev: 1

Id: 2/9