



NAND




A	B	Q
0	0	1
0	1	1
1	0	1
1	1	0




A	B	C	D	Q
0	0	0	0	1
0	0	0	1	1
0	0	1	0	1
0	0	1	1	1
0	1	0	0	1
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	0

NOR




A	B	Q
0	0	1
0	1	0
1	0	0
1	1	0




A	B	C	Q
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0

XOR



A	B	Q
0	0	0
0	1	1
1	0	1
1	1	0



A	B	C	Q
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

Note: XOR is true when the input parity is ODD

Copyright (C) 2019 John Winans

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2.

You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions

If you chose to manufacture products based on this design, please notify me (see license section 4.2) via jwinans@niu.edu

Sheet: /

File: 02-more-than-two.sch

Title: Gates With More Than Two Inputs

Size: A4

Date: 2019-09-03

Rev: 1

KiCad E.D.A. kicad 5.1.4-e60b26684ubuntu18.04.1

Id: 1/1