


Building a RAM with a bidirectional data bus



Copyright (C) 2019 John Winans

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2.

You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (http://ohwr.org/cernohl). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABLITY. SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions

If you chose to manufacture products based on this design, please notify me (see license section 4.2) via john@winans.org

Sheet: /tristate/ File: tristate.sch

Title: Multiplexing The Data Busses Together

 Size: USLetter
 Date: 2019-09-18
 Rev: 2

 KiCad E.D.A. kicad 5.1.5+dfsg1-2build2
 Id: 3/4

