

CECS 460 Chip Specification

Dustin Nguyen

5/10/2020

Prepared By:	Date:	Document Number and Filename:	Revision:
N. Dustin	May 10, 2020	UART Specification	1

Table of Contents

1.	INTRODUCTION.	4
	1.1. Purpose	4
2.	EXTERNAL DOCUMENTS.	5
	2.1. PicoBlaze	5
	2.2. Nexys4	9
	2.3. ASCII Table	10
3.	REQUIREMENTS	11
	3.1. Interface Requirements	11
	3.2. Hardware Requirements	11
4.	Top Level Design	12
	4.1. Description	12
	4.2. Block Diagram	12
	4.3. Data Flow Description	12
	4.4. I/O	13
	4.4.1. Signal Names	13
	4.4.2. Pin Assignments	13
	4.5. Software	13
5.	EXTERNALLY DEVELOPED BLOCKS	14
	5.1. TramelBlaze	14
6.	INTERNALLY DEVELOPED BLOCKS	15
	6.1. Universal Asynchronous Receiver Transmitter	
	(UART)15	
	6.1.1. Transmit Engine	16

Prepare	ed By:		Date:	Document Number and Filename:	Revision:	
	N. Du	ıstin	May 10, 2020	UART Specification	1	
						l
		6.1.2. R	eceive Engine			19
	6.2.	Address I	Decoder			21
	6.3.	Positive I	Edge Detect (PED)			21
	6.4.	Asynchro	onous-In-Synchronous-C	Out Reset (AISO)		22
7.	CHIP	LEVEL V	ERIFICATION			22
	7.1.	Transmit	Engine			22
	7.2.	Receive I	Engine			23
8.	CHIP	LEVEL TI	EST			23

Prepared By:	Date:	Document Number and Filename:	Revision:
N. Dustin	May 10, 2020	UART Specification	1

1 Introduction

This document provides the chips specification for the Universal Asynchronous Receiver Transmitter (UART) developed in the System-on-Chip Design course taught by John Tramel. It uses a microprocessor, the TramelBlaze, to process its assembly code into functions for the UART. The UART is composed of the Transmit Engine (TX) and the Receive Engine (RX) as the main means of transmitting and receiving data. It is also supported with registers, state machines, Positive Edge Detect (PED), and Asynchronous-In-Synchronous-Out Reset (AISO) to help if function correctly.


1.1 Purpose

To provide a UART transmission protocol with a selectable baud rate, bits transmitted, parity enable/disable, and an odd/even parity bit

Prepared By:	Date:	Document Number and Filename:	Revision:
N. Dustin	May 10, 2020	UART Specification	1

2 External Documents

2.1 PicoBlaze



The PicoBlaze and TramelBlaze share almost the exact same architecture with the only difference being that the TramelBlaze's instruction Rom is 4Kx16, the stack RAM is 128x16, the scratchpad RAM is 512x16, and the bus lines are 16 bits.

Prepared By:	Date:	Document Number and Filename:	Revision:
N. Dustin	May 10, 2020	UART Specification	1

Instruction	Description	Function	ZERO	CARRY
ADD sX, kk	Add register ax with literal kk	$sX \leftarrow sX + kk$?	?
ADD sX, sY	Add register aX with register aY	$sX \leftarrow sX + sY$	7	7
ADDCY sX, kk (ADDC)	Add register ax with literal kk with CARRY bit	$sX \leftarrow sX + kk + CARRY$?	?
ADDCY sX, sY (ADDC)	Add register sX with register sY with CARRY bit	$sX \leftarrow sX + sY + CARRY$?	?
AND sX, kk	Bitwise AND register ax with literal kk	sX ← sX AND kk	?	0
AND sX, sY	Bitwise AND register aX with register aY	sX ← sX AND sY	?	0
CALL asa	Unconditionally call subroutine at aaa	TOS ← PC PC ← assa	-	-
CALL C, ann	If CARRY flag set, call subroutine at aaa	If CARRY=1, [TOS ← PC, PC ← asa)	-	-
CALL NC, aaa	If CARRY flag not set, call subroutine at aaa	If CARRY=0, [TOS ← PC, PC ← asa)		
CALL NZ, ana	If ZERO flag not set, call subvoutine at aaa	If ZERO=0, (TOS ← PC, PC ← aaa)	-	

Prepared By:
N. Dustin
Date:
May 10, 2020
Document Number and Filename:
UART Specification
1

Instruction	Description	Function	ZERO	CARRY
CALL Z, ana	If ZERO flag set, call subroutine at aaa	If ZERO=1, [TOS ← PC, PC ← asa)	-	-
COMPARE sX, kk (COMP)	Compare register ax with literal kk. Set CARRY and ZERO flags as appropriate. Registers are unaffected.	If sX=kk, ZERO ← 1 If sX <kk, 1<="" carry="" td="" ←=""><td>?</td><td>?</td></kk,>	?	?
COMPARE sX, sY (COMP)	Compare register sx with register sx. Set CARRY and ZERO flags as appropriate. Registers are unaffected.	If $sX=sY$, ZERO $\leftarrow 1$ If $sX, CARRY \leftarrow 1$	3.	7
DISABLE INTERRUPT (DINT)	Disable interrupt input	INTERRUPT_ENABLE ← 0	-	-
ENABLE INTERRUPT (EINT)	Enable interrupt input	INTERRUPT_ENABLE ← 1		
Interrupt Event	Asynchronous interrupt input. Preserve flags and PC. Clear INTERRUPT_ENABLE flag. Jump to interrupt vector at address 3FF.	Preserved ZERO ← ZERO Preserved CARRY ← CARRY INTERRUPT_ENABLE ← 0 TOS ← PC PC ← 3FF		
FETCH sX, (sY) (FETCH sX, sY)	Read scratchpad RAM location pointed to by register a X into register a X	$sX \leftarrow RAM[(sY)]$	-	-
FETCH sX, ss	Read scratchpad RAM location ss into register ax	$sX \leftarrow RAM[ss]$		
INPUT sX, (sY) (IN sX, sY)	Read value on input port location pointed to by register ay into register ax	$PORT_ID \leftarrow sY$ $sX \leftarrow IN_PORT$		
INPUT sX, pp (IN)	Read value on input port location pp into register ax	$PORT_ID \leftarrow pp$ $sX \leftarrow IN_PORT$		
JUMP aaa	Unconditionally jump to aaa	PC ← ana	-	-
JUMP C, aaa	If CARRY flag set, jump to aaa	If CARRY=1, PC ← asa	-	-
JUMP NC, asa	If CARRY flag not set, jump to asa	If CARRY=0, PC ← aaa	-	-
JUMP NZ, aaa	If ZERO flag not set, jump to asa	If ZERO=0, PC ← aaa	-	-
JUMP Z, aaa	If ZERO flag set, jump to aaa	If ZERO=1, PC ← asa	-	
LOAD sX, kk	Load register ax with literal kk	$sX \leftarrow kk$	-	-
LOAD sX, sY	Load register sX with register sY	$sX \leftarrow sY$	-	-
OR sX, kk	Bitwise OR register aX with literal kk	sX ← sX OR kk	?	0
OR sX, sY	Bitwise OR register aX with register aY	sX ← sX OR sY	2	0
OUTPUT sX, (sY) (OUT sX, sY)	Write register aX to output port location pointed to by register aY	PORT_ID ← sY OUT_PORT ← sX	-	-
OUTPUT sX, pp (OUT sX, pp)	Write register aX to output port location FP	PORT_ID ← pp OUT_PORT ← sX	-	
RETURN (RET)	Unconditionally return from subroutine	PC ← TOS+1		

Prepared By:
N. Dustin
Date:
May 10, 2020
Document Number and Filename:
UART Specification
1


Instruction	Description	Function	ZERO	CARRY
RETURN C (RET C)	If CARRY flag set, return from subroutine	If CARRY=1, PC ← TOS+1	-	-
RETURN NC (RET NC)	If CARRY flag not set, return from subroutine	If CARRY=0, PC ← TOS+1	-	-
RETURN NZ (RET NZ)	If ZERO flag not set, return from subroutine	If ZERO=0, PC ← TOS+1		
RETURN Z (RET Z)	If ZERO flag set, return from subroutine	If ZERO=1, PC ← TOS+1		
RETURNI DISABLE (RETI DISABLE)	Return from interrupt service routine. Interrupt remains disabled.	PC ← TOS ZERO ← Preserved ZERO CARRY ← Preserved CARRY INTERRUPT_ENABLE ← 0	?	?
RETURNI ENABLE (RETI ENABLE)	Return from interrupt service routine. Re-enable interrupt.	PC ← TOS ZERO ← Preserved ZERO CARRY ← Preserved CARRY INTERRUPT_ENABLE ← 1	?	?
RL sX	Rotate register ax left	$sX \leftarrow [sX[6:0]_sX[7]]$ $CARRY \leftarrow sX[7]$?	?
RR sX	Rotate register ax right	$sX \leftarrow [sX[0],sX[7:1]]$ $CARRY \leftarrow sX[0]$?	?
SL0 sX	Shift register ax left, zero fill	$sX \leftarrow [sX[6:0],0]$ $CARRY \leftarrow sX[7]$?	?
SL1 sX	Shift register ax left, one fill	$sX \leftarrow [sX]6:0][1]$ $CARRY \leftarrow sX[7]$	0	?
SLA sX	Shift register ax left through all bits, including CARRY	$sX \leftarrow [sX 6:0],CARRY]$ $CARRY \leftarrow sX[7]$?	?
SLX «X	Shift register ax left. Bit ax[0] is unaffected.	$sX \leftarrow [sX[6:0],sX[0]]$ $CARRY \leftarrow sX[7]$?	?
SR0 sX	Shift register ax right, zero fill	$sX \leftarrow [0,sX[7:1]]$ CARRY $\leftarrow sX[0]$?	?
SR1 sX	Shift register ax right, one fill	$sX \leftarrow [1,sX[7:1]]$ CARRY $\leftarrow sX[0]$	0	?
SRA sX	Shift register ux right through all bits, including CARRY	$sX \leftarrow [CARRY_sX[7:1]]$ $CARRY \leftarrow sX[0]$?	?
SRX «X	Arithmetic shift register ax right. Sign extend ax. Bit ax[7] Is unaffected.	$sX \leftarrow [sX[7],sX[7:1]]$ $CARRY \leftarrow sX[0]$?	?
STORE sX, (sY) (STORE sX, sY)	Write register sX to scratchpad RAM location pointed to by register sY	$RAM[(sY)] \leftarrow sX$		
STORE sX, ss	Write register sX to scratchpad RAM location ss	RAM[ss] ← sX	-	

Prepared By:	Date:	Document Number and Filename:	Revision:
N. Dustin	May 10, 2020	UART Specification	1

Instruction	Description	Function	ZERO	CARRY
SUB sX, kk	Subtract literal kk from register ax	$sX \leftarrow sX - kk$	7	?
SUB sX, sY	Subtract register ay from register ax	sX ← sX - sY	?	?
SUBCY »X, klk (SUBC)	Subtract literal kk from register att with CARRY (borrow)	$sX \leftarrow sX - kk - CARRY$?	?
SUBCY »X, »Y (SUBC)	Subtract register aY from register aX with CARRY (borrow)	sX ← sX – sY - CARRY	?	?
TEST sX, kk	Test bits in register ax against literal kk. Update CARRY and ZERO flags. Registers are unaffected.	If (sX AND kk) = 0, ZERO ← 1 CARRY ← odd parity of (sX AND kk)	?	?
TEST sX, sY	Test bits in register sX against register sX. Update CARRY and ZERO flags. Registers are unaffected.	If (sX AND sY) = 0, ZERO ← 1 CARRY ← odd parity of (sX AND kk)	?	?
XOR sX, kk	Bitwise XOR register ax with literal kk	sX ← sX XOR kk	?	0
XOR sX, sY	Bitwise XOR register sX with register sY	sX ← sX XOR sY	?	0

Table for PicoBlaze and TramelBlaze Instruction Set

2.2 Nexys 4



Prepared By:	Date:	Document Number and Filename:	Revision:
N. Dustin	May 10, 2020	UART Specification	1

2.3 ASCII Table

Decimal	Hexadecimal	Binary	0ctal	Char	Decimal	Hexadecimal	Binary	0ctal	Char	Decimal	Hexadecimal	Binary	0ctal	Char
0	0	0	0	[NULL]	48	30	110000	60	0	96	60	1100000	140	
1	1	1	1	[START OF HEADING]	49	31	110001	61	1	97	61	1100001	141	a
2	2	10	2	[START OF TEXT]	50	32	110010	62	2	98	62	1100010	142	b
3	3	11	3	[END OF TEXT]	51	33	110011	63	3	99	63	1100011	143	c
4	4	100	4	[END OF TRANSMISSION]	52	34	110100	64	4	100	64	1100100	144	d
5	5	101	5	[ENQUIRY]	53	35	110101	65	5	101	65	1100101	145	e
6	6	110	6	[ACKNOWLEDGE]	54	36	110110	66	6	102	66	1100110	146	f
7	7	111	7	[BELL]	55	37	110111	67	7	103	67	1100111	147	g
8	8	1000	10	[BACKSPACE]	56	38	111000	70	8	104	68	1101000	150	h
9	9	1001	11	[HORIZONTAL TAB]	57	39	111001	71	9	105	69	1101001	151	i .
10	A	1010	12	[LINE FEED]	58	3A	111010	72	:	106	6A	1101010	152	j
11	В	1011	13	[VERTICAL TAB]	59	3B	111011	73	;	107	6B	1101011	153	k
12	C	1100	14	[FORM FEED]	60	3C	111100	74	<	108	6C	1101100	154	1
13	D	1101	15	[CARRIAGE RETURN]	61	3D	111101	75	=	109	6D	1101101	155	m
14	E	1110	16	[SHIFT OUT]	62	3E	111110		>	110	6E	1101110	156	n
15	F	1111	17	[SHIFT IN]	63	3F	111111		?	111	6F	1101111	157	0
16	10	10000	20	[DATA LINK ESCAPE]	64	40	1000000	100	@	112	70	1110000		р
17	11	10001	21	IDEVICE CONTROL 11	65	41	1000001	101	A	113	71	1110001	161	q
18	12	10010	22	IDEVICE CONTROL 21	66	42	1000010	102	В	114	72	1110010	162	ř
19	13	10011	23	[DEVICE CONTROL 3]	67	43	1000011	103	C	115	73	1110011	163	s
20	14	10100	24	[DEVICE CONTROL 4]	68	44	1000100	104	D	116	74	1110100	164	t
21	15	10101	25	[NEGATIVE ACKNOWLEDGE]	69	45	1000101		E	117	75	1110101		u
22	16	10110	26	[SYNCHRONOUS IDLE]	70	46	1000110		F	118	76	1110110		v
23	17	10111	27	[ENG OF TRANS, BLOCK]	71	47	1000111		G	119	77	1110111		w
24	18	11000	30	[CANCEL]	72	48	1001000		н	120	78	1111000		×
25	19		31	[END OF MEDIUM]	73	49	1001001		i .	121	79	1111001		У
26	1A		32	[SUBSTITUTE]	74	4A	1001010		i	122	7A	1111010		ž
27	1B		33	[ESCAPE]	75	4B	1001011		K	123	7B	1111011		{
28	1C	11100	34	[FILE SEPARATOR]	76	4C	1001100		L	124	7C	1111100		î.
29	1D	11101	35	[GROUP SEPARATOR]	77	4D	1001101		M	125	7D	1111101)
30	1E	11110	36	IRECORD SEPARATORI	78	4E	1001110		N	126	7E	1111110		~
31	1F	11111		[UNIT SEPARATOR]	79	4F	1001111		0	127	7F	1111111		[DEL]
32	20	100000		[SPACE]	80	50	1010000		P					
33	21	100001		1	81	51	1010001		0					
34	22	100010			82	52	1010010		R					
35	23	100011		#	83	53	1010011		5					
36	24	100100		\$	84	54	1010100		Ť					
37	25	100101		%	85	55	1010101		Ü					
38	26	100110		&	86	56	1010110		v					
39	27	100111		ř	87	57	1010111		w					
40	28	101000		(88	58	1011000		x					
41	29	101000		i	89	59	1011001		Ŷ					
42	2A	101010			90	5A	1011010		ż					
43	2B	101011		+	91	5B	1011011		ī					
44	2C	101100		Ţ.	92	5C	1011100		,					
45	2D	101101		<u>'</u>	93	5D	1011101		ì					
46	2E	101110			94	5E	1011110		*					
47	2F	101111		;	95	5F	1011111							
47	21	101111	31	/	95	DF.	1011111	137	_	I				

Prepared By:	Date:	Document Number and Filename:	Revision:
N. Dustin	May 10, 2020	UART Specification	1

3 Requirements

3.1 Interface Requirements

The design is made up of the UART and the TramelBlaze which work together to utilize the inputs and outputs from the Nexys 4 board. The design has 11 selectable Baud rates through the Nexys 4 on board switches, a 3 bit parity control, a parity enable/disable, and an odd or even parity select. It can also serially output through the TX port and indicate the microprocessor with a Txrdy signal

3.2 Hardware Requirements

We are using the 7 switches and 1 button on the Nexy4 board. The button on the upper top of the board is used for the reset signal. The switches 7 to 4 are used for baud rate selection and switches 3 to 1 are used for parity checking. Switch 3 will enable eight bit data, switch 2 will enable the parity bit, and switch 1 will check if it is an odd or even parity bit.


Prepared By:	Date:	Document Number and Filename:	Revision:
N. Dustin	May 10, 2020	UART Specification	1

4 Top Level Design

4.1 Description

The top level consists of the entire digital design utilizing the UART and TramelBlaze. The SOPC CORE contains the UART and TramelBlaze and the TSI contains needed libraries for the design to function. I/O pases first through the TSI then flows to the SOPC. The function of the UART is for it to display a banner stored in the TramelBlaze ROM which can then be interacted through user input on the Nexys4 Board.

4.2 Block Diagram



4.3 Data Flow Description

The main reset signal is first delivered through the AISO module and then to the rest of the design to synchronize all resets and prevent metastability. The UART engine consists of the TX engine for transmitting data and the RX engine for receiving data. It uses the TramelBlaze to execute the instructions given from the UART as well as driving the LEDs on the Nexys4 board. The address decoder will decode the read and write strobe data and write to the memory locations.

Prepared By:	Date:	Document Number and Filename:	Revision:
N. Dustin	May 10, 2020	UART Specification	1

4.4 I/O

Signal Names and Pin Assignments

Signal	From	To	Description
w_CLK	TSI	SOPC_CORE	100MHz Crystal Oscillator
w_RST	TSI	SOPC_CORE	System Reset
w_RX	TSI	SOPC_CORE	Rx Line from USB
w_SW	TSI	SOPC_CORE	UART controls from Switches
w_TX	SOPC_CORE	TSI	Tx Line to USB
w_LED	SOPC_CORE	TSI	LED outputs

Table 7: Top Level Signal Names

Input Signals	Assignment	Output Signals	Assignment
SYS_CLK	V10	o_TX	N18
SYS_RST	A8	o_LED[7]	T11
i_RX	N17	o_LED[6]	R11
i_SW[6]	T5	o_LED[5]	N11
i_SW[5]	V8	o_LED[4]	M11
i_SW[4]	U8	o_LED[3]	V15
i_SW[3]	N8	o_LED[2]	U15
i_SW[2]	M8	o_LED[1]	V16
i_SW[1]	V9	o_LED[0]	U16
i SW[0]	T9		

Table 8: Top Level Pin Assignment

4.5 Software

UART assembly code (pg.)

Prepared By:	Date:	Document Number and Filename:	Revision:
N. Dustin	May 10, 2020	UART Specification	1

5 Externally Developed Blocks

5.1 TramelBlaze

The TramelBlaze is a 16-bit microprocessor that emulates the PicoBlaze. It uses a 4Kx16 bit ROM instruction memory where it reads and executes assembly code. We use the TramelBlaze alongside the UART engine to communicate with the Serial Terminal and display the ASCII values.




Figure 7: TramelBlaze Block Diagram

٠	٠	×	٠.	
			-	

Signal	Size (bit)	I/O	Connected to
CLK	1	I	100MHz Crystal Oscillator
RESET	1	I	AISO_RST
INTERRUPT	1	1	RS_FLOP
IN_PORT	16	I	UART_TOP
OUT_PORT	16	0	UART_TOP
PORT_ID	16	0	Address Decoder
INTERRUPT_ACK	1	0	RS_FLOP
READ_STROBE	1	0	UART_TOP
WRITE_STROBE	1	0	UART_TOP


Toble 9: TramelBlaze I/O

Prepared By:	Date:	Document Number and Filename:	Revision:
N. Dustin	May 10, 2020	UART Specification	1

6 Internally Developed Blocks

6.1 Universal Asynchronous Receiver Transmitter (UART)

The UART is a combination of the TX and RX engine that acts together as a serial communication protocol. The 3 major parts of the UART are the Transmission Engine, Receive engine, and the Baud Decoder. The Transmission and Receive engine are responsible for the transmitting and receiving the data while the Buad decoder will give a baud rate for a specific bit time to keep the transmission and receive engine synchronized. The UART also produces interrupts that are acknowledged by the TramelBlaze for when each engine is ready.



Inputs:

- 1. Writes[6] Signal from the address decode to load the UART
- 2. Out port[7:0] 8 bit signal for the onboard switches
- 3. RX Signal indicating that the RX engine can begin receiving serial data
- 4. Writes[0] Signal from the address decode to the TX engine load
- 5. Reads[1:0] Signal for the select of the RX engine

Prepared By:	Date:	Document Number and Filename:	Revision:
N. Dustin	May 10, 2020	UART Specification	1


Output:

- 1. UART DS[7:0] 8 bit signal going to the TramelBlaze
- 2. UART INT Signal that goes through the RS flop of the TramelBlaze
- 3. TX Signal with transmission serial data going to the terminal program


6.1.1 Transmit Engine

The transmission engine serves as a communication protocol from one device to another without clock crossing. The transmit engine is responsible for serial shifting data through the transmit line to a receiving device. There are 4 components that make up the transmit engine; the baud decoder, bit time counter, bit counter, and shift register/ The baud decoder first determines which frequency for the data transmission. The signal from there then goes to the bit time counter to generate a pulse. Each time a signal is sent it is counted while being shifted by the shift register one by one.

Block Diagram



Prepared By:	Date:	Document Number and Filename:	Revision:
N. Dustin	May 10, 2020	UART Specification	1



Input:

- 1. Clk clk
- 2. Rst to return to a known state
- 3. Eight Switches that choose the mode of the shift register
- 4. Pen Switches that choose the mode of the shift register
- 5. Ohel Switches that choose the mode of the shift register
- 6. Load load signal

Prepared By:	Date:	Document Number and Filename:	Revision:
N. Dustin	May 10, 2020	UART Specification	1

- 7. Out_port inputs from the onboard switches
- 8. Baud controls the baud rate at which the bits are generated


Output

- 1. TX Outputs the message
- 2. Txrdy feeds to the PED to indicate a signal.

Register Map

Txrdy	RS_Flop	Indicates that the Transmition is ready
[18:0] Count	Bit_time_counter	Buad Rate Counter
[3:0] BTC	Bit_counter	Bit time Counter
loadL	Load_D1_Flop	Sets a baud rate that delays the time the data takes to reach the shift register as well as delaying the w_doit as well
out_port	Load_Byte_Flop	Stores the TramelBlaze input data

Verification




The Transmit Engine is able to shift the data in accordance to the parity bits and baud rate through the Tx line

Prepared By:	Date:	Document Number and Filename:	Revision:
N. Dustin	May 10, 2020	UART Specification	1


6.1.2 Receive Engine

The receive engine synchronizes the data being collected with the Tx engine. The receive built from a finite State machine and a shift register to be able to receive the serial data. The receive engine continually looks for a 1 to 0 transition to indicate the start bit. Data is then collected from that point with the first 2 values dictating what happens in the UART protocol control.

Block Diagram



Prepared By:	Date:	Document Number and Filename:	Revision:
N. Dustin	May 10, 2020	UART Specification	1



Input:


- 1. Start Indicates the receive engine to start recording the values being sent
- 2. Baud Value Determines the time delay to take while receiving data
- 3. BTU Counts the amount of bits being receive
- 4. Doit Indicates when the receive engine will start
- 5. Eight Determines the mode of the receive engine
- 6. Pen Determines the mode of the receive engine

Output

- 1. BTU returns the amount of bits counted
- 2. Done returns that the receive engine is done recording the data


Prepared By:	Date:	Document Number and Filename:	Revision:
N. Dustin	May 10, 2020	UART Specification	1

Verification



6.2 Address Decoder


The address decoder is a combinational block that decodes the port ID from the TramelBlaze into 2 16-bit read or write strobe outputs. If it reads a read or write it duplicates the signal and turns the bit position of the current port ID to the respective position.



6.3 Positive Edge Detector (PED)


A PED is a module that detects a rising edge of a signal and outputs a one clock period signal in response. It is used to indicate a change in signal, such as a high to low or a low to high shift.

Prepared By:	Date:	Document Number and Filename:	Revision:
N. Dustin	May 10, 2020	UART Specification	1



6.4 Asynchronous In Synchronous Out Reset (AISO Reset)

This module's purpose is to synchronize the reset of the system to apply to all modules at the same time. The reason is that if the system were to reset un synchronized, metastability would occur giving off incorrect data.



7 Chip Level Verification

7.1 Transmit Engine

The transmit engine's job is to continuously shift out 16-bit data that is assigned by the Tramelblaze. The specifications of the data itself are controlled by whether the transmit engine sees a load, the size of the data, and the parity of the data. In the simulation we mark the start of the transmission with low to high state. After which is followed by 7-8 bits of data a parity bit

Prepared By:	Date:	Document Number and Filename:	Revision:
N. Dustin	May 10, 2020	UART Specification	1

and an end bit. We can see that the data is being constantly shifted through the TX line which should be identically mirrored by the receiving engine.

My board was not currently working at the time but to test whether the board is actually transmitting the correct data we use the USB cable to connect to another computer and the program Realterm to see the serial transmitted data. By adjusting the baud rate, bit data, parity, and stop bit we can synchronize the RealTerm to be able to receive our transmitted data and display what is being transmitted to verify the proper operation of our transmit engine.



7.2 Receive Engine

The receive engine is in conjunction with the transmit engine to be able to receive the data being sent and translate it to coherent data. To test the functions we have to make sure that we can correctly transmit the data we want to send. The way we do it is we first transmit data using a specific requirement (even bit parity disable) to a text file. We then get the data from the file for the receive engine to read. Then we just verify that the data transmitted is the same that we are receiving.

8 Chip Level Test

To successfully show that we have created a working UART that can transmit and receive data we were required to make a program that would display a banner and based on user input, display certain messages. Using Realterm we hooked up the Nexys4 board to a computer so that the data can be read. If the input was a <cr> then we should have the cursor start a new line. If the input is a
 then it acts as a backspace deleting the charter in front of the cursor.

Prepared By:	Date:	Document Number and Filename:	Revision:
N. Dustin	May 10, 2020	UART Specification	1

An input of '*' will display the hometown followed by a new line and an input of '@' will display the number of characters that has been received so far.