

# 64K × 8 ELECTRICALLY ERASABLE EPROM

# Table of Contents-

1.	GENERAL DESCRIPTION	2
2.	FEATURES	2
3.	PIN CONFIGURATIONS	3
4.	BLOCK DIAGRAM	4
5.	PIN DESCRIPTION	4
6.	FUNCTIONAL DESCRIPTION	5
7.	TABLE OF OPERATING MODES	7
8.	DC CHARACTERISTICS	8
9.	CAPACITANCE	9
10.	AC CHARACTERISTICS	9
11.	READ OPERATION DC CHARACTERISTICS	10
12.	READ OPERATION AC CHARACTERISTICS	10
13.	DC PROGRAMMING CHARACTERISTICS	11
14.	AC PROGRAMMING/ERASE CHARACTERISTICS	12
15.	TIMING WAVEFORMS	13
16.	SMART PROGRAMMING ALGORITHM 1	15
17.	SMART PROGRAMMING ALGORITHM 2	16
18.	SMART ERASE ALGORITHM	17
19.	ORDERING INFORMATION	18
20.	PACKAGE DIMENSIONS	19
21.	VERSION HISTORY	20



#### 1. GENERAL DESCRIPTION


The W27C512 is a high speed, low power Electrically Erasable and Programmable Read Only Memory organized as  $65536 \times 8$  bits that operates on a single 5 volt power supply. The W27C512 provides an electrical chip erase function.

#### 2. FEATURES

- High speed access time: 45/70/90/120 nS (max.)
- Read operating current: 30 mA (max.)
- Erase/Programming operating current: 30 mA (max.)
- Standby current: 1 mA (max.)
- Single 5V power supply
- +14V erase/+12V programming voltage
- Fully static operation
- All inputs and outputs directly TTL/CMOS compatible
- Three-state outputs
- Available packages: 28-pin 600 mil DIP, 330 mil 32-pin PLCC




## 3. PIN CONFIGURATIONS





# 4. BLOCK DIAGRAM



# 5. PIN DESCRIPTION

SYMBOL	DESCRIPTION
A0-A15	Address Inputs
Q0-Q7	Data Inputs/Outputs
CE	Chip Enable
<del>OE</del> /Vpp	Output Enable, Program/Erase Supply Voltage
Vcc	Power Supply
GND	Ground
NC	No Connection



#### 6. FUNCTIONAL DESCRIPTION

#### Read Mode

Like conventional UVEPROMs, the W27C512 has two control functions, both of which produce data at the outputs.  $\overline{\text{CE}}$  is for power control and chip select.  $\overline{\text{OE}}/\text{VPP}$  controls the output buffer to gate data to the output pins. When addresses are stable, the address access time (TACC) is equal to the delay from  $\overline{\text{CE}}$  to output (TCE), and data are available at the outputs TOE after the falling edge of  $\overline{\text{OE}}/\text{VPP}$ , if TACC and TCE timings are met.

#### **Erase Mode**

The erase operation is the only way to change data from "0" to "1." Unlike conventional UVEPROMs, which use ultraviolet light to erase the contents of the entire chip (a procedure that requires up to half an hour), the W27C512 uses electrical erasure. Generally, the chip can be erased within 100 mS by using an EPROM writer with a special erase algorithm.

Erase mode is entered when  $\overline{OE}/VPP$  is raised to VPE (14V), VCC = VCE (5V), A9 = VPE (14V), A0 low, and all other address pins low and data input pins high. Pulsing  $\overline{CE}$  low starts the erase operation.

# **Erase Verify Mode**

After an erase operation, all of the bytes in the chip must be verified to check whether they have been successfully erased to "1" or not. The erase verify mode ensures a substantial erase margin if Vcc = Vce (3.75V),  $\overline{CE}$  low, and  $\overline{OE}/VPP$  low.

#### **Program Mode**

Programming is performed exactly as it is in conventional UVEPROMs, and programming is the only way to change cell data from "1" to "0." The program mode is entered when  $\overline{OE}/VPP$  is raised to VPP (12V), VCC = VCP (5V), the address pins equal the desired addresses, and the input pins equal the desired inputs. Pulsing  $\overline{CE}$  low starts the programming operation.

#### **Program Verify Mode**

All of the bytes in the chip must be verified to check whether they have been successfully programmed with the desired data or not. Hence, after each byte is programmed, a program verify operation should be performed. The program verify mode automatically ensures a substantial program margin. This mode will be entered after the program operation if  $\overline{\text{OE}}/\text{VPP}$  low and  $\overline{\text{CE}}$  low.

#### **Erase/Program Inhibit**

Erase or program inhibit mode allows parallel erasing or programming of multiple chips with different data. When  $\overline{CE}$  high, erasing or programming of non-target chips is inhibited, so that except for the  $\overline{CE}$  and  $\overline{OE}/VPP$  pins, the W27C512 may have common inputs.

Publication Release Date: January 9, 2006 Revision A6



# Standby Mode

The standby mode significantly reduces VCC current. This mode is entered when  $\overline{CE}$  high. In standby mode, all outputs are in a high impedance state, independent of  $\overline{OE}$ /VPP.

#### **Two-line Output Control**

Since EPROMs are often used in large memory arrays, the W27C512 provides two control inputs for multiple memory connections. Two-line control provides for lowest possible memory power dissipation and ensures that data bus contention will not occur.

### **System Considerations**

An EPROM's power switching characteristics require careful device decoupling. System designers are interested in three supply current issues: standby current levels (ISB), active current levels (ICC), and transient current peaks produced by the falling and rising edges of  $\overline{\text{CE}}$ . Transient current magnitudes depend on the device output's capacitive and inductive loading. Two-line control and proper decoupling capacitor selection will suppress transient voltage peaks. Each device should have a 0.1  $\mu$ F ceramic capacitor connected between its VCC and GND. This high frequency, low inherent-inductance capacitor should be placed as close as possible to the device. Additionally, for every eight devices, a 4.7  $\mu$ F electrolytic capacitor should be placed at the array's power supply connection between VCC and GND. The bulk capacitor will overcome voltage slumps caused by PC board trace inductances.



# 7. TABLE OF OPERATING MODES

(VPP = 12V, VPE = 14V, VHH = 12V, VCP = 5V, VCE = 5V, X = VIH or VIL)

MODE	PINS						
	CE	OE/VPP	A0	<b>A9</b>	Vcc	OUTPUTS	
Read	VIL	VIL	Х	Х	Vcc	Dout	
Output Disable	VIL	VIH	Х	Х	Vcc	High Z	
Standby (TTL)	VIH	Χ	X	Х	Vcc	High Z	
Standby (CMOS)	Vcc ±0.3V	Х	Х	Х	Vcc	High Z	
Program	VIL	VPP	Х	Х	VCP	DIN	
Program Verify	VIL	VIL	Х	Х	Vcc	Dout	
Program Inhibit	VIH	VPP	Х	Х	VCP	High Z	
Erase	VIL	VPE	VIL	VPE	VCE	DIH	
Erase Verify	VIL	VIL	Х	Х	3.75	Dout	
Erase Inhibit	VIH	VPE	Х	Х	VCE	High Z	
Product Identifier-manufacturer	VIL	VIL	VIL	Vнн	Vcc	DA (Hex)	
Product Identifier-device	VIL	VIL	VIH	Vнн	Vcc	08 (Hex)	

- 7 -



# 8. DC CHARACTERISTICS

# **Absolute Maximum Ratings**

PARAMETER	RATING	UNIT
Operation Temperature	0 to +70	°C
Storage Temperature	-65 to +125	°C
Voltage on all Pins with Respect to Ground Except $\overline{OE}/VPP,$ A9 and Vcc Pins	-0.5 to Vcc +0.5	V
Voltage on OE/VPP Pin with Respect to Ground	-0.5 to +14.5	V
Voltage on A9 Pin with Respect to Ground	-0.5 to +14.5	V
Voltage Vcc Pin with Respect to Ground	-0.5 to +7	V

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

#### **DC Erase Characteristics**

 $(TA = 25^{\circ} C \pm 5^{\circ} C, Vcc = 5.0V \pm 5\%)$ 

PARAMETER	SYM.	CONDITIONS		UNIT			
TANAMETER	OTM. OCHEMICKS		MIN.	TYP.	MAX.	3	
Input Load Current	llı	VIN = VIL or VIH	-10	-	10	μΑ	
Vcc Erase Current	ICP	$\overline{CE}$ = VIL, $\overline{OE}$ /VPP = VPE	-	-	30	mA	
VPP Erase Current	IPP	$\frac{\overline{CE}}{\overline{OE}/VPP} = VPE$	-	-	30	mA	
Input Low Voltage	VIL	-	-0.3	-	0.8	V	
Input High Voltage	VIH	-	2.4	-	5.5	V	
Output Low Voltage (Verify)	Vol	IOL = 2.1 mA	-	-	0.45	V	
Output High Voltage (Verify)	Vон	IOH = -0.4 mA	2.4	-	-	-	
A9 Erase Voltage	VID	-	13.75	14	14.25	V	
VPP Erase Voltage	VPE	-	13.75	14	14.25	V	
Vcc Supply Voltage (Erase)	VCE	-	4.75	5.0	5.25	V	
Vcc Supply Voltage (Erase Verify)	VCE	-	3.5	3.75	4.0	V	

Note: Vcc must be applied simultaneously or before VPP and removed simultaneously or after VPP.



# 9. CAPACITANCE

 $(Vcc = 5V, Ta = 25^{\circ} C, f = 1 MHz)$ 


PARAMETER	SYMBOL	CONDITIONS	MAX.	UNIT
Input Capacitance	CIN	VIN = 0V	6	pF
Output Capacitance	Соит	Vout = 0V	12	pF

# 10. AC CHARACTERISTICS

#### **AC Test Conditions**

PARAMETER	CONDITIONS			
FARAMETER	45/70 NS	90/120 NS		
Input Pulse Levels	0 to 3.0V	0.45V to 2.4V		
Input Rise and Fall Times	5 nS	10 nS		
Input and Output Timing Reference Level	1.5V/1.5V	0.8V/2.0V		
Output Load	CL = 30 pF, IOH/IOL = -0.4 mA/2.1 mA	CL = 100 pF, IOH/IOL = -0.4 mA/2.1 mA		

## **AC Test Load and Waveforms**





# 11. READ OPERATION DC CHARACTERISTICS

 $(VCC = 5.0V \pm 5\%, TA = 0 \text{ to } 70^{\circ} C)$ 

PARAMETER	SYM.	CONDITIONS		3	UNIT	
FARAMETER STW. CONDITIONS		MIN.	TYP.	MAX.	ONIT	
Input Load Current	ILI	VIN = 0V to VCC	-5	-	5	μΑ
Output Leakage Current	ILO	Vout = 0V to Vcc	-10	-	10	μΑ
Standby Vcc Current (TTL input)	ISB	CE = VIH	-	-	1.0	mA
Standby Vcc Current (CMOS input)	ISB1	CE = Vcc ±0.3V	-	5	100	μΑ
Vcc Operating Current	Icc	CE = VIL IOUT = 0 mA, f = 5 MHz	-	-	30	mA
Input Low Voltage	VIL	-	-0.3	-	0.8	V
Input High Voltage	VIH	-	2.2	-	Vcc +0.5	V
Output Low Voltage	Vol	IOL = 2.1 mA	-	-	0.45	V
Output High Voltage	Vон	IOH = -0.4 mA	2.4	-	-	V

# 12. READ OPERATION AC CHARACTERISTICS

 $(VCC = 5.0V \pm 5\%, TA = 0 \text{ to } 70^{\circ} C)$ 

PARAMETER	SYM.	W27C512-45		W27C512-70		W27C512-90		W27C512-12		UNIT
TAKAMETEK	011111	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	Oluli
Read Cycle Time	Trc	45	-	70	-	90	-	120	-	nS
Chip Enable Access Time	TCE	-	45	-	70	-	90	-	120	nS
Address Access Time	TACC	-	45	-	70	-	90	1	120	nS
Output Enable Access Time	TOE	-	20	-	30	-	40	1	55	nS
OE /VPP High to High-Z Output	TDF	-	20	-	30	-	30	-	30	nS
Output Hold from Address Change	Тон	0	-	0	-	0	-	0	-	nS

Note: Vcc must be applied simultaneously or before VPP and removed simultaneously or after VPP.



# 13. DC PROGRAMMING CHARACTERISTICS

 $(Vcc = 5.0V \pm 5\%, TA = 25^{\circ} C \pm 5^{\circ} C)$ 

PARAMETER	SYM. CONDITIONS			UNIT		
FARAMETER	STIVI.	CONDITIONS	MIN.	TYP.	MAX.	ONII
Input Load Current	ΙLI	VIN = VIL or VIH	-10	-	10	μА
VCC Program Current	ICP	\overline{CE} = VIL, \overline{OE} / VPP = VPP align*	-	-	30	mA
VPP Program Current	lрр	<del>CE</del> = VIL, <del>OE</del> / VPP = VPP	-	ı	30	mA
Input Low Voltage	VIL	-	-0.3	-	0.8	V
Input High Voltage	ViH	-	2.4	-	5.5	V
Output Low Voltage (Verify)	Vol	IOL = 2.1 mA	-	-	0.45	V
Output High Voltage (Verify)	Vон	IOH = -0.4 mA	2.4	-	-	V
A9 Silicon I.D. Voltage	VID	-	11.5	12.0	12.5	V
VPP Program Voltage	VPP	-	11.75	12.0	12.25	V
VCC Supply Voltage (Program)	VCP	-	4.75	5.0	5.25	V



# 14. AC PROGRAMMING/ERASE CHARACTERISTICS

 $(Vcc = 5.0V \pm 5\%, TA = 25^{\circ} C \pm 5^{\circ} C)$ 


PARAMETER	SYM.		UNIT		
TAKAMETEK	OTIM.	MIN.	TYP.	MAX.	Oluli
OE /VPP Pulse Rise Time	TPRT	50	-	-	nS
Data Setup Time	TDS	2.0	-	-	μS
CE Program Pulse Width	TPWP	95	100	105	μS
CE Erase Pulse Width	TPWE	95	100	105	mS
Data Hold Time	TDH	2.0	-	-	μS
OE /VPP Setup Time	Toes	2.0	-	-	μS
OE /VPP Hold Time	Тоен	2.0	-	-	μS
Data Valid from CE	TDV1	25	-	1	μS
Data Valid from Address Change	TDV2	25	-	1	μS
CE High to Output High Z	TDFP	0	-	130	nS
Address Setup Time	Tas	2.0	-	-	μS
Address Hold Time	Тан	0	-	-	μS
Address Hold Time after CE High (Erase)	Танс	2.0	-	-	μS
OE/VPP Valid after CE High	Tvs	2.0	-	-	μS
OE /VPP Recovery Time	Tvr	2.0	-	-	μS
Address Access Time During Erase Verify (Vcc = 3.75V)	TACV	-	-	250	nS
Output Enable Access Time during Erase Verify (Vcc = 3.75V)	TOEV	-	-	150	nS

Note: Vcc must be applied simultaneously or before VPP and removed simultaneously or after VPP.




# 15. TIMING WAVEFORMS

#### **AC Read Waveform**




#### **Erase Waveform**






Timing Waveforms, continued

# **Programming Waveform**






## 16. SMART PROGRAMMING ALGORITHM 1






# 17. SMART PROGRAMMING ALGORITHM 2





## 18. SMART ERASE ALGORITHM





## 19. ORDERING INFORMATION

PART NO.	ACCESS TIME (nS)	OPERATING CURRENT MAX. (mA)	STANDBY CURRENT MAX. (μΑ)	PACKAGE
W27C512-45	45	30	100	600 mil DIP
W27C512-70	70	30	100	600 mil DIP
W27C512-90	90	30	100	600 mil DIP
W27C512-12	120	30	100	600 mil DIP
W27C512P-45	45	30	100	32-pin PLCC
W27C512P-70	70	30	100	32-pin PLCC
W27C512P-90	90	30	100	32-pin PLCC
W27C512P-12	120	30	100	32-pin PLCC
W27C512-45Z	45	30	100	600 mil DIP Lead Free
W27C512P-45Z	45	30	100	32-pin PLCC Lead Free

#### Notes:

- 1. Winbond reserves the right to make changes to its products without prior notice.
- 2. Purchasers are responsible for performing appropriate quality assurance testing on products intended for use in applications where personal injury might occur as a consequence of product failure.

5.33

0.56

1.63

0.36

37.34

13.97

2.79

15


17.02

2.29




#### 20. PACKAGE DIMENSIONS

#### 28-pin P-DIP



# 32-pin PLCC





#### 21. VERSION HISTORY

VERSION	DATE	PAGE	DESCRIPTION
A1	Mar. 1998		Initial Issued
A2	Sep. 1998	6	Correct Imput High Voltage (VIH) from 2.0 (min) to 2.2 (max)
		4,6	Correct Vcc from 5.0 ±10% to 5.0 ±5%
А3	Aug. 1999	1, 5, 6, 13	Add 45 nS bining
		2, 3	Modify function description (VIL and VIH):
			$VIL \rightarrow Low; VIH \rightarrow High$
A4	Nov. 1999	6	Typo correction
A5	April 14, 2005	15	Adding important notice
A6	Jan. 9, 2006	18	Ordering Information:Add
			W27C512-45Z and W27C512P-45Z Lead free part

### **Important Notice**

Winbond products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Further more, Winbond products are not intended for applications wherein failure of Winbond products could result or lead to a situation wherein personal injury, death or severe property or environmental damage could occur.

Winbond customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Winbond for any damages resulting from such improper use or sales.

Please note that all data and specifications are subject to change without notice.

All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.