

# Projet Architecture et Codesign

---

**Affichage VGA d'un  
signal audio et de sa FFT**

# Sommaire

---

I - Introduction


II - Gestion du projet

III - Présentation des composant et des simulations

IV - Apport du projet

V - Conclusion


# Rappel du sujet




# Introduction

Analyseur de spectre :

- IP I2S
- DDR
- DMA
- IP FFT
- IP VGA





# Fonctionnement prévu du projet



# Introduction

Technologies et outils :

- FPGA Zynq-7000
- VHDL
- DMA, DDR et AXI-Stream
- FFT IP Core



# Contexte et enjeux

---

- Puissance d'un FPGA
- Optimisation de la gestion des données
- Combiner le FPGA et l'ARM Cortex A9
- FFT IP Core

Défis :

- Assurer la précision et la rapidité de la FFT
- Transferts rapide vers la mémoire et le VGA sans utiliser le processeur

# Gestion du projet

Répartition des tâches :

~ Une personne → Une tâche / Un composant

Fonctionnement :

Prise d'informations → Réalisation du composant → Testbench



# Gestion du projet

---

Natao



FFT et formatage de l'image

Gabriel



Emmanuel



I2S et Dongle

Ali



VGA

Antoine



DMA

# Présentation des composant


---

Réalisation et tests

# AXI STREAM

4 signaux

- Ready
- Valid
- Data
- Last




# I2S - Protocole

Protocole avec 4 fils

- MCLK
- BCLK
- LRCLK
- SDIN

24 bits de données par canal




# I2S - Implémentation

Choix de la valeurs des clocks


- $f_s = 44.1 \text{ kHz}$
- $\text{MCLK} = 256 \times f_s$
- $\text{BCLK} = 64 \times f_s$

Speed Mode	MCLK/LRCK Ratio	<u>SCLK</u> /LRCK Ratio	Input Sample Rate Range ( <u>kHz</u> )
Single-Speed Mode	256x	64	4-24, 43-54
	512x	64	43-54
	384x	64	4-24, 43-54
	784x	64	43-54
Double-Speed Mode	128x	64	86-108
	256x	64	86-108
	192x	64	86-108
	384x	64	86-108


# I2S - Implémentation



# I2S - Implémentation




# I2S - Simulation







# I2S - Simulation




# I2S résumé architecture



# FFT : Contrainte




# Formatage FFT




Graduations  
horizontales: 44.1HZ /  
512

Step =  $F_s / \text{taille FFT}$


# Lien FFT - VGA



# VGA

























**VGA**




1024x768, 60Hz	65.000	1024	24	136	160	768	3	6	29
----------------	--------	------	----	-----	-----	-----	---	---	----

# VGA

 	/vga_interface_tb/DUT/h_count	650
 	/vga_interface_tb/DUT/v_count	36
	/vga_interface_tb/DUT/display_on	1
	/vga_interface_tb/DUT/vga_clk	0
	/vga_interface_tb/dk	1
	/vga_interface_tb/reset	0
 	/vga_interface_tb/data_data	000000001111
 	/vga_interface_tb/data_address	0000000000001010001010
	/vga_interface_tb/h_sync	1
	/vga_interface_tb/v_sync	1
 	/vga_interface_tb/red	0000
 	/vga_interface_tb/green	0000
 	/vga_interface_tb/blue	1111
	/vga_interface_tb/video_on	1



# DMA





# DMA

[bare metal (C)]



(AXI4-Lite → Registers)



————MM2S————

DDR ← DataMover (Read)




AXI4-Stream Master → FIFO

————S2MM————

FIFO → AXI4-Stream Slave



DataMover (Write) → DDR



# DMA

// Offsets MM2S

```
#define DMA_MM2S_DMACR    0x00 // Contrôle du DMA MM2S (start, reset, etc.)
#define DMA_MM2S_DMASR    0x04 // Status du DMA MM2S (erreurs, fin de transfert...)
#define DMA_MM2S_SRC_ADDR 0x18 // Adresse source en mémoire (DDR)
#define DMA_MM2S_LENGTH   0x28 // Longueur du transfert en octets
```

Address Space Offset	Name	Description
00h	MM2S_DMACR	MM2SDMA Control register
04h	MM2S_DMASR	MM2SDMA Status register
08h	MM2S_CURDESC	MM2S Current Descriptor Pointer. Lower 32 bits of the address.
0Ch	MM2S_CURDESC_MSB	MM2S Current Descriptor Pointer. Upper 32 bits of address.
10h	MM2S_TAILDESC	MM2S Tail Descriptor Pointer. Lower 32 bits.
14h	MM2S_TAILDESC_MSB	MM2S Tail Descriptor Pointer. Upper 32 bits of address.
2Ch <sup>2</sup>	SG_CTL	Scatter/Gather User and Cache
30h	S2MM_DMACR	S2MM DMA Control register
34h	S2MM_DMASR	S2MM DMA Status register
38h	S2MM_CURDESC	S2MM Current Descriptor Pointer. Lower 32 address bits
3Ch	S2MM_CURDESC_MSB	S2MM Current Descriptor Pointer. Upper 32 address bits.
40h	S2MM_TAILDESC	S2MM Tail Descriptor Pointer. Lower 32 address bits.
44h	S2MM_TAILDESC_MSB	S2MM Tail Descriptor Pointer. Upper 32 address bits.

# DMA


```
Xil_Out32(DMA_BASE_ADDR + DMA_S2MM_STRIDE, 0x0);
```

```
Xil_Out32(DMA_BASE_ADDR + DMA_S2MM_LENGTH, 128);
```

```
uint32_t table_to_send[200] = {0x11, 0x22, 0x33};
```

```
uint32_t received_table[200] = {0x00, 0x00, 0x00};
```

```
uint32_t received_table[200] = {0x11, 0x22, 0x33};
```




# DMA

Fonctionnement attendu :

Réception des données par le dongle I2S à une adresse précise.

✗ `uint32_t table_to_send[200] = {0x11, 0x22, 0x33};`  
✓ `#define DMA_BASE_ADDR 0x40400000`



# Conclusion

---

- Limites et difficultés
- Projet presque finalisé
- Perspectives

# Merci pour votre attention

---

