
The Processor


Designing the datapath



Program Execution (performance)

- Algorithm
 - Determines number of operations executed
- Programming language, compiler, architecture (Instruction Set Architecture – ISA)
 - Determine number of machine instructions executed per operation (clock Cycles Per Instruction – CPI)
- Processor and memory system
 - Determine how fast instructions are executed (cycle time)
- I/O system (and OS)
 - Determines how fast I/O operations are executed

Program Execution





32 bit MIPS R3000 processor (115000 transistors) early 1990s

- We will examine two MIPS hardware implementations (aka "datatpath") with identical ISAs:
 - A simplified version
 - A more realistic pipelined version (Instruction-Level Parallellism)
- We will subsequently introduce "exception" handling and what this requires in the datapath
- Simple (but sufficient) subset, only essential instructions
 Different types of instructions (Instruction Set):
 - Memory access: lw, sw
 - Arithmetic/logical: add, sub, and, or, slt
 - Control transfer: beq, j

Böhm – Jacopini theorem

gestructureerd programmeren geen goto etc


The "structured program" theorem (from programming language theory):

Böhm, Corrado and Jacopini, Giuseppe (1966).


"Flow Diagrams, Turing Machines and Languages with only Two Formation Rules". Communications of the ACM 9(5):366-371. http://www.cs.unibo.it/~martini/PP/bohm-jac.pdf


A class of control flow graphs can compute any computable function (algorithm) if it combines subprograms in only three specific ways (*i.e.*, by means of only three control structures):

1) Executing one subprogram, and then another subprogram (sequence)



- 2) Executing one of two subprograms according to the value of a Boolean expression (selection)
- 3) Repeatedly executing a subprogram as long as a Boolean expression is true (iteration)






Note: assembly/machine code is not "structured" HLL (as it uses Go To).

Edsger Dijkstra (1968). elegantie van programmas (vinden van het kortste pad)
"Go To Statement Considered Harmful". Communications of the ACM. 11 (3): 147–148. https://homepages.cwi.nl/~storm/teaching/reader/Dijkstra68.pdf





Frank Rubin (1987).

""GOTO Considered Harmful" Considered Harmful". Communications of the ACM. 30 (3): 195–196. http://www.ecn.purdue.edu/ParaMount/papers/rubin87goto.pdf

""GOTO Considered Harmful" Considered Harmful Considered Harmful?" ...

Instruction Set Architecture (ISA)

Special Architectures:

- (Super) vector computers niet op 1 enkele waarde, maar hele vector van waarde
- GPU (matrix operations)

 hardware gemaakt op matrices vermenigvuldigen

 vooral in graphic dingen die eig gereduceerd worden tot matrices
- Special purpose (signal processing, ECU, ...)

Instruction Set Architecture (ISA)

Design Principles (HW/SW):

- 1. Regularity
- 2. Smaller is Faster
- 3. Make the Common Case Fast
- 4. Good Design demands Good Compromises

Instruction Set Architecture (ISA)

Different instruction types:

Memory access: lw, sw

Arithmetic/logical: add, sub, and, or, slt

Control transfer: beq, j

Different instruction instances:

add \$s1, \$s2, \$s3 add \$s1, \$s1, \$s2 add \$s1, \$s1, \$s1

Different instruction (encoding) formats:

16 bits ==> grootste getal is 2^15 - 1

Name	Fields						Comments
Field size	6 bits	5 bits	bits 5 bits 5 bits 6 bits A			All MIPS instructions are 32 bits long	
R-format	ор	rs	rt	rd shamt funct		funct	Arithmetic instruction format
l-format	ор	rs	rt	address/immediate			Transfer, branch, i mm. format
J-format	ор	target address			Jump instruction format		


Logic Design Basics (recap)

- Information encoded in binary digits
 - Low voltage = 0, High voltage = 1 (or reverse)
 - One wire per bit
 - Multi-bit data encoded on multi-wire buses
- Combinational element
 - Operate on data
 - Output is a function of input
- State (sequential) elements
 - Store/Hold/Retrieve information


Combinational Elements

- AND-gate
 - Y = A & B


- Multiplexer
 - Y = S ? I1 : I0



Adder




Arithmetic/Logic Unit



Sequential Elements

Register: stores data in a memory circuit


- Uses a clock signal Clk to determine when to update the stored value Q with D
- (rising/falling) Edge-triggered: update data in memory when Clk changes (from 0 to 1/1 to 0)



Sequential Elements

Register with write control


- Only updates on clock edge only when write control input is 1
- Used when stored value is to be kept over multiple clock cycles




Clocking Methodology

Combinational logic transforms data during clock cycles

- Between clock edges
- Input from state elements,Output to state element
- Longest delay due to combinational logic (implementing ISA "instructions") determines minimum required clock period





```
.data
 1
    values: .word
                        10
                        12
              .word
    result: .word
6
                                             i erachter == immediate
              .text
    start:
10
    # ALU operations
11
               li
                     $t1, 1
                                 load immediate
               li
                     $t2, 2
12
13
               add
                     $t3, $t1, $t2
14
15
    # memory operations
                                 register
               la
                     $t0, values
16
               lw
                   $t1, 0($t0)
17
                   $t2, 4($t0)
18
               lw
               add $t3, $t1, $t2
19
                     $t0, result
20
               la
                     $t3, 0($t0)
21
               SW
22
    # control flow
23
24
               beq $t3, $t3, start
               addi $t3, $t3, 2
25
                                      add immediate
                                                       grootste getal dat er kan staan:
26
                                               2^15 -1
                                                       -1 (want signed two's complement)
27
                     start
```

name zijn de symbolische namen voor ons, de numbers zijn de echte waarde

==> \$a3 == \$7

	V V	
Regist	ers Coproc 1	Coproc 0
Name	Number	Value
\$zero	0	0×00000000
\$at	1	0×00000000
\$v0	2	0×00000000
\$v1	3	0×00000000
\$a0	4	0×00000000
\$al	5	0×00000000
\$a2	6	0×00000000
\$a3	7	0x00000000
\$t0	8	0×00000000
\$t1	9	0×00000000
\$t2	10	0×00000000
\$t3	11	0×00000000
\$t4	12	0x00000000
\$t5	13	0×00000000
\$t6	14	0×00000000
\$t7	15	0×00000000
\$s0	16	0×00000000
\$sl	17	0x00000000
\$ s2	18	0×00000000
\$ s3	19	0x00000000
\$s4	20	0×00000000
\$s 5	21	0×00000000
\$s6	22	0×00000000
\$s7	23	0×00000000
\$t8	24	0×00000000
\$t9	25	0×00000000
\$k0	26	0×00000000
\$k1	27	0×00000000
\$gp	28	0x10008000
\$sp	29	0x7fffeffc
\$fp	30	0x00000000
\$ra	31	0x00000000
рс		0x00400000
hi		0x00000000
lo		0×00000000

Te	xt Segment						
Bkpt	Address	Code	Basic			Source	
	0x00400000	0x24090001	addiu \$9,\$0,0x00000001	11:	li	\$t1, 1	
	0x00400004	0x240a0002	addiu \$10,\$0,0x0000	12:	li	\$t2, 2	
	0x00400008	0x012a5820	add \$11,\$9,\$10	13:	add	\$t3, \$t1,	\$t2
	0x0040000c	0x3c011001	lui \$1,0x00001001	16:	la	\$t0, value	es
	0x00400010	0x34280000	ori \$8,\$1,0x00000000				
	0x00400014	0x8d090000	lw \$9,0x00000000(\$8)	17:	lw	\$t1, 0(\$t0	9)
	0x00400018	0x8d0a0004	lw \$10,0x00000004(\$8)	18:	lw	\$t2, 4(\$t0	9)
	0x0040001c	0x012a5820	add \$11,\$9,\$10	19:	add	\$t3, \$t1,	\$t2
	0x00400020	0x3c011001	lui \$1,0x00001001	20:	la	\$t0, resu	lt
	0x00400024	0x34280008	ori \$8,\$1,0x00000008				
	0x00400028	0xad0b0000	sw \$11,0x00000000(\$8)	21:	SW	\$t3, 0(\$t0	9)
	0x0040002c		beq \$11,\$11,0xfffffff4	24:	beq	\$t3, \$t3,	
	0x00400030	0x216b0002	addi \$11,\$11,0x0000	25:	addi	\$t3, \$t3,	2
	0x00400034	0x08100000	j 0x00400000	27:	j	start	

li bestaat hier eig niet, is eig addiu ...

pseudoinstructie hardware moet het eerst nog vertalen

0x10010180

0x100101a0

0x100101c0

0x100101e0

0x000000000

0x00000000

0x000000000

0x000000000

0x00000000

0x00000000

0x000000000

0x000000000

0x00000000

0x00000000

0x000000000


0x00000000

0x00000000

0x00000000

0x000000000

0x00000000



0x00000000

0x00000000

0x000000000

0x000000000

0x00000000

0x00000000

0x000000000

0x00000000

0x00000000

0x00000000

0x000000000

0x000000000

0x00000000

0x00000000

0x000000000

0x00000000


Instruction Execution

- PC → instruction memory, fetch instruction
- Register numbers → register file, read registers
- Depending on instruction type (class)
 - Use ALU to calculate
 - Arithmetic result
 - Memory address for load/store
 - Branch target address

eens berekent waar laden en opslaan => pc = pc+4


- Access data memory for load/store
- PC ← PC + 4 ("next sequential instruction") Or target address

CPU Overview




register# & register# ==> in ALU bv 'AND' ==> terug in Data opslaan

Multiplexers




Control




Building a Datapath

- Datapath =
 - CPU hardware architecture that processes instructions and data
 - registers, ALUs, multiplexers, memories
- We will build a simplified MIPS datapath incrementally, refining the overview design


Instruction Fetch



Program Counter (PC) is unsigned




Instruction Fetch



R-Format Instructions

Name	Fields						Comments
Field size	6 bits	5 bits	5 bits 5 bits 5 bits 6 bits A		All MIPS instructions are 32 bits long		
R-format	ор	rs	rt	rd shamt funct		funct	Arithmetic instruction format
I-format	ор	rs	rt	address/immediate		diate	Transfer, branch, imm. format
J-format	ор		target address				Jump instruction format

- Read two register operands
- Perform arithmetic/logical operation
- Write register result




a. Registers b. ALU

Load/Store Instructions

Name	Fields						Comments
Field size	6 bits	5 bits	5 bits	5 bits 5 bits 5 bits 6 bits		6 bits	All MIPS instructions are 32 bits long
R-format	ор	rs	rt	rd shamt funct		funct	Arithmetic instruction format
I-format	ор	rs	rt	address/immediate		diate	Transfer, branch, imm. format
J-format	ор		target address			Jump instruction format	


- Read register operands
- Calculate address using 16-bit offset
 - use ALU, but sign-extend offset
- Load: Read memory and update register
- Store: Write register value to memory



a. Data memory unit

b. Sign extension unit

R-Type/Load/Store Datapath




Branch Instructions

Name	Fields					Comments	
Field size	6 bits	5 bits	5 bits	5 bits 5 bits 6 bits		6 bits	All MIPS instructions are 32 bits long
R-format	ор	rs	rt	rd shamt funct		funct	Arithmetic instruction format
I-format	ор	rs	rt	address/immediate		diate	Transfer, branch, imm. format
J-format	ор		target address			Jump instruction format	

- Read register operands
- Compare operands
 - Use ALU, subtract and check Zero output
- Calculate target address
 - Sign-extend displacement
 - Shift left 2 places (instructions are word-aligned)
 - Add to PC + 4
 - Already calculated by instruction fetch


Branch Instructions



Composing the Elements

- First attempt at datapath processes one instruction in one clock cycle
 - Each datapath element can only do one function at a time (i.e., in one clock cycle)
 - Hence, we need separate instruction and data memories!
- Use multiplexers where alternate data sources (e.g., from ALU or from memory) are used for different instructions

Full Datapath



ALU Control


- ALU used for
 - R-type: Function depends on funct field
 - Load/Store: Function = add
 - Branch beq: Function = subtract

ALU control	Function
0000	AND
0001	OR
0010	add
0110	subtract
0111	set-on-less-than
1100	NOR

ALU Control

2-bit ALUOp derived from opcode

R-type	0	rs	rt	rd	shamt	funct
	31:26	25:21	20:16	15:11	10:6	5:0
Load/ Store	35 or 43	rs	rt		address	
Store	31:26	25:21	20:16		15:0	
Branch	4	rs	rt		address	i
	31:26	25:21	20:16		15:0	




ALU Control

- 2-bit ALUOp derived from opcode
- Combinational logic for ALU control


opcode	ALUOp	Operation	funct	ALU function	ALU control
lw	00	load word	XXXXXX	add	0010
SW	00	store word	XXXXXX	add	0010
beq	01	branch equal	XXXXXX	subtract	0110
R-type	10	add	100000	add	0010
		subtract	100010	subtract	0110
		AND	100100	AND	0000
		OR	100101	OR	0001
		set-on-less-than	101010	set-on-less-than	0111

The Main Control Unit

information extracted from instruction



Datapath With Control



Example program

```
.data
1
    values: .word
                    10
            .word
                    12
    result: .word
6
            .text
    start:
    # ALU operations
10
11
             li
                  $t1, 1
             li
12
                  $t2, 2
13
             add $t3, $t1, $t2
14
15
    # memory operations
16
             la $t0, values
             lw $t1, 0($t0)
17
             lw $t2, 4($t0)
18
             add $t3, $t1, $t2
19
             la
                  $t0, result
20
                  $t3, 0($t0)
21
             SW
22
23
   # control flow
24
             beq $t3, $t3, start
             addi $t3, $t3, 2
25
26
27
                  start
```

Example program, assembled

0x100101a0


0x100101c0

0x100101e0

0x00000000

. т.	-+ Caamant			100000000000000000000000000000000000000	000000000000000000000000000000000000000	5505000000000000	000000000	000000000000000000000000000000000000000	55655655655656			
П	xt Segment											
Bkpt	Address	Code	Bas	ic			Sc	ource				
	0x00400000	0x24090001	addiu \$9,\$0,(0x00000001	11:	li	\$t1,	1				
	0x00400004	0x240a0002	addiu \$10,\$0,	0x0000	12:	li	\$t2,	2				l
			add \$11,\$9,\$]		13:	add	\$t3,	\$t1, \$t2				ŀ
	0x0040000c	0x3c011001	lui \$1,0x0000	01001	16:	la	\$t0,	values				
	0x00400010	0x34280000	ori \$8,\$1,0x(90000000								
	0x00400014	0x8d090000	lw \$9,0x00000	9000(\$8)	17:	lw	\$t1,	0(\$t0)				
	0x00400018	0x8d0a0004	lw \$10,0x0000	00004(\$8)	18:	lw	\$t2,	4(\$t0)				
	0x0040001c	0x012a5820	add \$11,\$9,\$]	LO	19:			\$t1, \$t2				
	0x00400020	0x3c011001	lui \$1,0x0000	01001	20:	la	\$t0,	result				
	0x00400024	0x34280008	ori \$8,\$1,0x(90000008								
	0x00400028	0xad0b0000	sw \$11,0x0000	90000(\$8)	21:	SW	\$t3,	0(\$t0)				
	0x0040002c	0x116bfff4	beq \$11,\$11,(0xfffffff4	24:	beq	\$t3,	\$t3, sta	rt			
	0x00400030	0x216b0002	addi \$11,\$11,	0x0000	25:	addi	\$t3,	\$t3, 2				
	0x00400034	0x08100000	j 0x00400000		27:	j	star	t	🛗 Labels			ਾਂ ⊿ੋ
			-			-			La	bel	Address ▲	
										tst.asm		
									start		0x0040	
P Data	Segment								values		0x1001	
Addre		-0) Value (+	4) Value (+8)	Value (+c)	Value (+10)	Value (+1	43 V	alue (+18)	result		0x1001	.0008
	10000 0x0000			0x00000000		0x000000		0x000000000	0x00000000	la.		
0x100				0x00000000		0x000000		0x00000000	0x00000000			
0x100			000 0x00000000	0x00000000	0x00000000	0x000000	900	0x00000000	0x00000000			
0x100				0x00000000		0x000000		0x00000000	0x00000000			ļ
0x100				0x00000000		0x000000		0x00000000	0x00000000			
0x100				0x00000000		0x000000		0x00000000	0x00000000			
0x100				0x00000000		0x000000		0x00000000	0x00000000			
0x100				0x00000000		0x000000		0x000000000	0x00000000			
0x100				0x00000000		0x000000		0x000000000	0x00000000 0x000000000			
0x100 0x100				0x00000000 0x000000000		0x000000 0x000000		0x00000000 0x00000000	0x000000000			ļ
0x100				0x00000000		0x000000		0x00000000	0x00000000			
0x100				0x00000000		0x000000		0x00000000	0x00000000			
5/100	10100	0.00000	0.00000000	3,00000000	0.00000000	0.00000		5×50000000	2700000000			ļ

R-Type Instruction



R-Type Instruction encoding

1

0x0040001c 0x012a5820 add \$11,\$9,\$10 19: add \$t3, \$t1, \$t2

MIPS Reference Data



CORE INSTRUCT	ION SE	T			OPCODE	add	opcode	$= 00_1$	₆ =	0000002
		FOR-	-		/ FUNCT	add	func	$= 20_1$	₆ =	100000 ₂
NAME, MNEMO	NIC	MAT	AT OPERATION (in Verilog)		(Hex)	add	shamt	= 001	₆ =	00000_2
Add	add	R	R[rd] = R[rs] + R[rt]	(1)	$0/20_{\text{hex}}$	\$t1		= \$9	=	010012
Add Immediate	addi	I	R[rt] = R[rs] + SignExtImm	(1,2)	8 _{hex}	\$t2		= \$10	=	010102
Add Imm. Unsigned	addiu	I	R[rt] = R[rs] + SignExtImm	(2)	9 _{hex}	\$t3		= \$11	=	010112
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]		$0/21_{hex}$					
And	and	R	R[rd] = R[rs] & R[rt]		0 / 24 _{hex}					
And Immediate	andi	I	R[rt] = R[rs] & ZeroExtImm	(3)	c_{hex}					
Branch On Equal	beq	I	if(R[rs]==R[rt]) PC=PC+4+BranchAddr	(4)	4 _{hex}					

- (1) May cause overflow exception
- (2) SignExtImm = { 16{immediate[15]}, immediate }
- (3) $ZeroExtImm = \{ 16\{1b'0\}, immediate \}$
- (4) BranchAddr = { 14{immediate[15]}, immediate, 2'b0 }
- (5) $JumpAddr = \{ PC+4[31:28], address, 2'b0 \}$
- (6) Operands considered unsigned numbers (vs. 2's comp.)
- (7) Atomic test&set pair; R[rt] = 1 if pair atomic, 0 if not atomic

BASIC INSTRUCTION FORMATS

R	opcode	rs	rt	rd	shamt	funct
	31 26	25 21	20 16	15 11	10 6	5 0
I	opcode	rs	rt		immediate	
	31 26	25 21	20 16	15		0
J	opcode			address		
	31 26	25				0

encoding of add \$t3, \$t1, \$t2

- $= 000000 \ 01001 \ 01010 \ 01011 \ 00000 \ 100000_2$
- = 0000 0001 0010 1010 0101 1000 0010 0000₂
- $= 0 1 2 a 5 8 2 0_{16}$

Load Instruction

LU D, OFFJET (BASE MEG #)

1/2


16 bit 15

WASE ADDRESS


$$[-2]^{5}$$
 ... $+2^{7}-27$ SATA VIEW

32 × 1724

Load Instruction



Load Instruction



Load Instruction encoding

0x00400018 0x8d0a0004 lw \$10,0x00000004(\$8) 18: lw \$t2, 4(\$t0)

MIPS Reference Data



CORE INSTRUCTI	ON SE	Т			OPCODE
		FOR-			/ FUNCT
NAME, MNEMO	NIC	MAT	OPERATION (in Verilog)		(Hex)
Add	add	R	R[rd] = R[rs] + R[rt]	(1)	0 / 20 _{hex}
Add Immediate	addi	I	R[rt] = R[rs] + SignExtImm	(1,2)	8 _{hex}
Add Imm. Unsigned	addiu	I	R[rt] = R[rs] + SignExtImm	(2)	9 _{hex}
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]		0 / 21 _{hex}
And	and	R	R[rd] = R[rs] & R[rt]		0 / 24 _{hex}
And Immediate	andi	I	R[rt] = R[rs] & ZeroExtImm	(3)	c_{hex}
Branch On Equal	beq	I	if(R[rs]==R[rt]) PC=PC+4+BranchAddr	(4)	4 _{hex}
Branch On Not Equa	bne	I	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4)	5 _{hex}
Jump	j	J	PC=JumpAddr	(5)	2 _{hex}
Jump And Link	jal	J	R[31]=PC+8;PC=JumpAddr	(5)	3 _{hex}
Jump Register	jr	R	PC=R[rs]		0 / 08 _{hex}
Load Byte Unsigned	lbu	I	R[rt]={24'b0,M[R[rs] +SignExtImm](7:0)}	(2)	24 _{hex}
Load Halfword Unsigned	lhu	I	R[rt]={16'b0,M[R[rs] +SignExtImm](15:0)}	(2)	25 _{hex}
Load Linked	11	I	R[rt] = M[R[rs] + SignExtImm]	(2,7)	30 _{hex}
Load Upper Imm.	lui	I	$R[rt] = \{imm, 16'b0\}$		f_{hex}
Load Word	lw	I	R[rt] = M[R[rs] + SignExtImm]	(2)	23 _{hex}

```
lw opcode = 23_{16} = 100011_2

$t0 = $8 = 01000_2

$t2 = $10 = 01010_2

4 = 0000 \ 0000 \ 0000 \ 0100_2
```

encoding of lw \$t2, 4(\$t0)

- = 100011 01000 01010 0000 0000 0000 0100₂
- = 1000 1101 0000 1010 0000 0000 0000 0100₂
- $= 8 d 0 a 0 0 0 4_{16}$


(1) May cause overflow exception

- (2) SignExtImm = { 16{immediate[15]}, immediate }
 - (3) $ZeroExtImm = \{ 16\{1b'0\}, immediate \}$
 - (4) BranchAddr = { 14{immediate[15]}, immediate, 2'b0 }
 - (5) $JumpAddr = \{ PC+4[31:28], address, 2'b0 \}$
 - (6) Operands considered unsigned numbers (vs. 2's comp.)
 - (7) Atomic test&set pair; R[rt] = 1 if pair atomic, 0 if not atomic


BASIC INSTRUCTION FORMATS

R	opcode	rs	rt	rd	shamt	funct	
	31 26	25 21	20 16	15 11	10 6	5	0
I	opcode	rs	rt		immediate	e	
	31 26	25 21	20 16	15			0
J	opcode			address			
	31 26	25					0

Branch-on-Equal Instruction



Branch-on-Equal Instruction



beq Instruction encoding

.text

li \$t1, 1

\$t2, 2

add \$t3, \$t1, \$t2

```
0x0040002c 0x116bfff4beq $11,$11,0xfffffff4 24:
                                                         beq $t3, $t3, start
                                                                                           start:
   Text Segment
      Address
                                                                                           # ALU operations
Bkpt
                    Code
                                     Basic
                                                                        Source
      0x00400000 0x24090001 addiu $9,$0,0x00000001 11:
                                                                    $t1, 1
      0x00400004 0x240a0002 addiu $10,$0,0x0000... 12:
                                                                     $t2, 2
      0x00400008 0x012a5820 add $11,$9,$10
                                                                add $t3, $t1, $t2
                                                   13:
      0x0040000c 0x3c011001 lui $1,0x00001001
                                                   16:
                                                                     $t0, values
      0x00400010 0x34280000 ori $8,$1,0x00000000
      0x00400014 0x8d090000|lw $9.0x00000000($8)
                                                   17:
                                                                   $t1, 0($t0)
      0x00400018 0x8d0a0004 lw $10,0x00000004($8)
                                                  18:
                                                                lw $t2, 4($t0)
      0x0040001c 0x012a5820 add $11,$9,$10
                                                   19:
                                                                add $t3, $t1, $t2
      0x00400020 0x3c011001 lui $1,0x00001001
                                                                     $t0, result
                                                   20:
      0x00400024 0x34280008 ori $8,$1,0x00000008
      0x00400028 0xad0b0000 sw $11,0x00000000($8) 21:
                                                                     $t3, 0($t0)
      0x0040002c 0x116bfff4 beq $11,$11,0xfffffff4 24:
                                                                beq $t3, $t3, start
                                                                addi $t3, $t3, 2
      0x00400030 0x216b0002 addi $11,$11,0x0000... 25:
      0x00400034 0x08100000 j 0x00400000
                                                   27:
                                                                     start
```

```
start = PC + 4 + offset (in words)
           \rightarrow offset = -12<sub>10</sub>
                   0000 0000 0000 11002
 12_{10} =
-12_{10} =
                   1111 1111 1111 0011<sub>2</sub>
                 +0000 0000 0000 00012
                   1111 1111 1111 0100<sub>2</sub>
                   FFF4<sub>16</sub>
```

beq Instruction encoding

0x0040002c 0x116bfff4 beq \$11,\$11,0xfffffff4 24:

beq \$t3, \$t3, start

MIPS Reference Data

CODE INCTDUCTION CET



CORE INSTRUCTION SET								
		FOR-			/ FUNCT			
NAME, MNEMO	NIC	MAT	OPERATION (in Verilog)		(Hex)			
Add	add	R	R[rd] = R[rs] + R[rt]	(1)	0 / 20 _{hex}			
Add Immediate	addi	I	R[rt] = R[rs] + SignExtImm	(1,2)	8 _{hex}			
Add Imm. Unsigned	addiu	I	R[rt] = R[rs] + SignExtImm	(2)	9 _{hex}			
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]		$0/21_{hex}$			
And	and	R	R[rd] = R[rs] & R[rt]		$0/24_{hex}$			
And Immediate	andi	I	R[rt] = R[rs] & ZeroExtImm	(3)	c_{hex}			
Branch On Equal	beq	Ι	if(R[rs]==R[rt]) PC=PC+4+BranchAddr	(4)	4 _{hex}			
Branch On Not Equa	bne	I	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4)	5 _{hex}			

beq opcode = 4_{16} = 000100₂ \$t3 = \$11 = 01011₂ offset = FFF4₁₆ = 1111 1111 1111 0100₂

encoding of beq \$t3, \$t3, start

 $= 000100 \ 01011 \ 01011 \ 1111 \ 1111 \ 1111 \ 0100_2$

= 0001 0001 0110 1011 1111 1111 1111 0100₂

 $= 1 1 6 b f f f 4_{16}$

- (1) May cause overflow exception
- (2) SignExtImm = { 16{immediate[15]}, immediate }
- (3) $ZeroExtImm = \{ 16\{1b'0\}, immediate \}$
- (4) BranchAddr = { 14{immediate[15]}, immediate, 2'b0}
- (5) $JumpAddr = \{ PC+4[31:28], address, 2'b0 \}$
- (6) Operands considered unsigned numbers (vs. 2's comp.)
- (7) Atomic test&set pair; R[rt] = 1 if pair atomic, 0 if not atomic

BASIC INSTRUCTION FORMATS

C INSTRUCTION FORMATS										
R	opcode	rs	rt	rd	shamt	funct				
	31 26	25 21	20 16	15 11	10 6	5 0				
I	opcode	rs	rt		immediate	e				
	31 26	25 21	20 16	15		0				
J	opcode			address						
	31 26	25				0				


Implementing Jumps

Name			Fie	Comments			
Field size	6 bits	5 bits	5 bits	5 bits	5 bits	6 bits	All MIPS instructions are 32 bits long
R-format	ор	rs	rt	rd	rd shamt funct		Arithmetic instruction format
I-format	ор	rs	rt	addı	ress/immed	diate	Transfer, branch, imm. format
J-format	ор		ta	arget address			Jump instruction format

Jump	2	address
	31:26	25:0


- Jump uses word address (not byte address)
- Update (32 bit) PC with concatenation of
 - top 4 bits of (old PC + 4)
 - 26-bit jump address
 - 00
- Need extra control signal (for PC mux): decoded from opcode


Implementing Jumps





Implementing Jumps







jump Instruction encoding

0x00400034 0x08100000|j 0x00400000 | 27: j start

MIPS Reference Data



CORE INSTRUCTION SET OPCODE								
		FOR-			/ FUNCT			
NAME, MNEMO	NIC	MAT	OPERATION (in Verilog)		(Hex)			
Add	add	R	R[rd] = R[rs] + R[rt]	(1)	$0/20_{ m hex}$			
Add Immediate	addi	I	R[rt] = R[rs] + SignExtImm	(1,2)	8 _{hex}			
Add Imm. Unsigned	addiu	I	R[rt] = R[rs] + SignExtImm	(2)	9 _{hex}			
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]		$0/21_{hex}$			
And	and	R	R[rd] = R[rs] & R[rt]		$0/24_{ m hex}$			
And Immediate	andi	I	R[rt] = R[rs] & ZeroExtImm	(3)	c_{hex}			
Branch On Equal	beq	I	if(R[rs]==R[rt]) PC=PC+4+BranchAddr	(4)	4 _{hex}			
Branch On Not Equa	bne	I	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4)	5 _{hex}			
Jump	j	J	PC=JumpAddr	(5)	2 _{hex}			

- (1) May cause overflow exception
- (2) SignExtImm = { 16{immediate[15]}, immediate }
- (3) ZeroExtImm = { 16{1b'0}, immediate }
- (4) BranchAddr = { 14{immediate[15]}, immediate, 2'b0 }
- $(5) JumpAddr = \{ PC+4[31:28], address, 2'b0 \}$
- (6) Operands considered unsigned numbers (vs. 2's comp.)
- (7) Atomic test&set pair; R[rt] = 1 if pair atomic, 0 if not atomic


Text Seament

	g			********************	
Bkpt	Address	Code	Basic		Source
	0x00400000	0x24090001	addiu \$9,\$0,0x00000001	11: li	\$t1, 1
	0x00400004	0x240a0002	addiu \$10,\$0,0x0000	12: li	\$t2, 2
	0x00400008	0x012a5820	add \$11,\$9,\$10	13: add	\$t3, \$t1, \$t2
	0x0040000c	0x3c011001	lui \$1,0x00001001	16: la	\$t0, values
	0x00400010		ori \$8,\$1,0x00000000		
	0x00400014			17: lw	\$t1, 0(\$t0)
	0x00400018	0x8d0a0004	lw \$10,0x00000004(\$8)	18: lw	\$t2, 4(\$t0)
	0x0040001c	0x012a5820	add \$11,\$9,\$10	19: add	\$t3, \$t1, \$t2
	0x00400020		lui \$1,0x00001001	20: la	\$t0, result
	0x00400024	0x34280008	ori \$8,\$1,0x00000008		
	0x00400028			21: sw	\$t3, 0(\$t0)
	0x0040002c		beq \$11,\$11,0xfffffff4		\$t3, \$t3, start
	0x00400030		addi \$11,\$11,0x0000	25: addi	\$t3, \$t3, 2
	0x00400034	0x08100000	j 0x00400000	27: j	start

 $= 0 8 1 0 0 0 0 0_{16}$



Datapath With Jumps Added



Performance Issues

- Longest delay determines clock period
 - Critical path: load instruction
 - Instruction memory → register file → ALU
 - \rightarrow data memory \rightarrow register file
- Varying clock period for different instructions violates design principles:
 - regularity
 - make the common case fast
- Will improve performance by Instruction-Level Parallellism (ILP) aka "pipelining" (note that a constant clock period is needed for ILP)