

## Logic Design: Implementation of functionality by means of "Logic Gates"

(Appendix B of P&H textbook)


## from Analog ...



## ... to Digital




## ... to Digital




logical 0/1 - Boolean True/False - asserted/de-asserted - high/low

## Digital Signals are based on Analog Signals → Digital (logic) operations process Analog Signals



logical 0/1 – Boolean True/False – asserted/de-asserted – high/low

#### Attenuation, Noise, ...: Analog vs. Digital



### RS232 (serial communication data transmission)

The RS-232 standard defines the voltage levels that correspond to logical one and logical zero levels for the data transmission and the control signal lines.

Valid signals are either in the range of +3 to +15 volts or the range −3 to −15 volts with respect to the "Common Ground" (GND) pin; consequently, the range between −3 and +3 volts is not a valid RS-232 level.

For **data transmission lines** (TxD, RxD, and their secondary channel equivalents), **logic one** is represented as a **negative voltage** and the signal condition is called "mark". **Logic zero** is signaled with a **positive voltage** and the signal condition is termed "space".

**Control signals** have the opposite polarity: the asserted or active state is positive voltage and the de-asserted or inactive state is negative voltage. Examples of control lines include request to send (RTS), clear to send (CTS), data terminal ready (DTR), and data set ready (DSR).




https://en.wikipedia.org/wiki/RS-232

### RS232 (serial communication data transmission)


1	ASCII	Char	Hex	Bin	ASCII	Char	Hex	Bin
6	35	Α	41	0100 0001	97	а	61	0110 0001
6	36	В	42	0100 0010	98	b	62	0110 0010
6	37	С	43	0100 0011	99	С	63	0110 0011
6	86	D	44	0100 0100	100	d	64	0110 0100
6	39	E	45	0100 0101	101	е	65	0110 0101
7	70	F	46	0100 0110	102	f	66	0110 0110
7	71	G	47	0100 0111	103	g	67	0110 0111
7	72	Н	48	0100 1000	104	h	68	0110 1000
7	73	l .	49	0100 1001	105	i	69	0110 1001
7	74	J	4A	0100 1010	106	j	6A	0110 1010
7	75 🗀	K	4B	0100 1011	107	k	6B	0110 1011
7	76	L	4C	0100 1100	108	I	6C	0110 1100
7	77	М	4D	0100 1101	109	m	6D	0110 1101
7	78	N	4E	0100 1110	110	n	6E	0110 1110
7	79	0	4F	0100 1111	111	0	6F	0110 1111
8	30	Р	50	0101 0000	112	p	70	0111 0000
8	31	Q	51	0101 0001	113	q	71	0111 0001
8	32	R	52	0101 0010	114	r	72	0111 0010
8	33	S	53	0101 0011	115	s	73	0111 0011
8	34	Т	54	0101 0100	116	t	74	0111 0100
8	35	U	55	0101 0101	117	u	75	0111 0101
8	36	V	56	0101 0110	118	٧	76	0111 0110
8	37	W	57	0101 0111	119	w	77	0111 0111
8	38	X	58	0101 1000	120	х	78	0111 1000
8	39	Υ	59	0101 1001	121	у	79	0111 1001
ę	90	Z	5A	0101 1010	122	z	7A	0111 1010
				<li>linuxh</li>	int/>			






https://en.wikipedia.org/wiki/RS-232


# Universal Basis of **all** Digital Hardware: Logic Gates



Α	В	X
0	0	0
0	1	0
1	0	0
1	1	1




Α	В	Х
0	0	0
0	1	1
1	0	1
1	1	1





#### Different commonly used notations

#### **Logic Gates**




Shorthand notation for combinations including NOT





Note: operate on digital time-varying signals!


## Implementing **Digital** (Logic) Components using **Analog** Electrical Components





"Electronic Numerical Integrator And Computer"



## Implementing **Digital** (Logic) Components using **Analog** Electrical Components









#### Implementing Logic Components:

#### SN 7400N with 4 NAND gates (~ 8 transistors)

jaren '70








#### Implementing Logic Components:

jaren '90

#### 32 bit MIPS R3000 processor (115000 transistors)





ééns te veel transistors ==> meerdere cores ==> parallel werken

#### https://www.mips.com/blog/five-most-iconic-devices-to-use-mips-cpus/














## transistor count ~ computing/memory power → exponential growth in computing/memory power

CPU Transistor Counts 1971-2008 & Moore's Law



hij zei: voor dez prijs & zelfde grootte ==> 2x zoveel transistors

#### Types of circuits:

- "combinational" logic/circuit: implements a function (input → output)
- "sequential" logic/circuit: implements memory



#### **Specifying (modelling) combinational logic:**


#### "truth table"

	Inputs		Outputs		
A	В	C	D	E	F
0	0	0	0	0	0
0	0	1	1	0	0
0	1	0	1	0	0
0	1	1	1	1	0
1	0	0	1	0	0
1	0	1	1	1	0
1	1	0	1	1	0
1	1	1	1	0	1

Implements a "total" function → how many table rows for N inputs?

N inputs --> #COMBINATIES = 2^N

Note: these are (digital) "signals"!



#### Specifying (modelling) combinational logic:

#### Logic (Boolean) formula:

(out1, out2) = f(in1, in2, in3) where


- out1 = (in1 AND in2) OR in3
- out2 = NOT (in2 OR in3)

#### Derived truth table representation of f:

نىر و	in 3	outs	out 2
00	0 -	0	2
i	0	0	0
1		9	0
0			0
<i>J</i> ]	0	1	0
	0001	0 0 1 1 0 1 0 1	

#### Boolean algebra: AND (.), OR (+), NOT (-)

- Identity law: A + 0 = A and  $A \cdot 1 = A$ .
- Zero and One laws: A + 1 = 1 and  $A \cdot 0 = 0$ .
- Inverse laws:  $A + \overline{A} = 1$  and  $A \cdot \overline{A} = 0$
- $\blacksquare$  Commutative laws: A + B = B + A and  $A \cdot B = B \cdot A$ .
- Associative laws: A + (B + C) = (A + B) + C and  $A \cdot (B \cdot C) = (A \cdot B) \cdot C$ .
- Distributive laws:  $A \cdot (B + C) = (A \cdot B) + (A \cdot C)$  and  $A + (B \cdot C) = (A + B) \cdot (A + C)$ .



George Boole (1815 - 1864)

#### De Morgan's laws:

- $\overline{A + B} = \overline{A} \cdot \overline{B}$
- $\blacksquare \overline{A \cdot B} = \overline{A} + \overline{B}$



Augustus De Morgan (1806-1871)

#### **Associativity**





aanneemen maar 2 transistors in OR gate want 1 gate = \*2 transistors



**VRAAG EX: #GATES & DELAY** 

$$(A+5)+C$$





#### "truth table"

	Inputs		Outputs		
A	В	C	D	E	F
0	0	0	0	0	0
0	0	1	1	0	0
0	1	0	1	0	0
0	1	1	1	1	0
1	0	0	1	0	0
1	0	1	1	1	0
1	1	0	1	1	0
1	1	1	1	0	1

Compact representation as Logic Formulae?


"Sum of Products" (1 outputs) or "Product of Sums" (0 outputs) (see lab sessions)

### **Sum of Products**


	Output		
A	В	C	D
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

$$D = (\overline{A} \cdot \overline{B} \cdot C) + (\overline{A} \cdot B \cdot \overline{C}) + (A \cdot \overline{B} \cdot \overline{C}) + (A \cdot B \cdot C)$$

## Programmable Logic Array (PLA)




## Programmable Logic Array (PLA)



	Inputs			Outputs	
A	В	C	D	E	F
0	0	0	0	0	0
0	0	1	1	0	0
0	1	0	1	0	0
0	1	1	1	1	0
1	0	0	1	0	0
1	0	1	1	1	0
1	1	0	1	1	0
1	1	1	1	0	1

how many logic gates? how long does it take?

## Programmable Logic Array (PLA)



how many logic gates? how long does it take?

worst case:

how many logic gates? how long does it take?

U: #INPUTS

0: #007P07S

# GATES = 2+0 (OK,AND)

DELAY = 2 & (E is single GATE DELAY/LATENCY)

want parallel

# Binary representation/encoding of Unsigned Integers

n-bit string " $x_{n-1}x_{n-2}...x_1x_0$ " has/encodes **value** x

$$x = x_{n-1}2^{n-1} + x_{n-2}2^{n-2} + \cdots + x_12^1 + x_02^0$$

X<sub>0</sub> Least Significant Bit (**LSB**)

X<sub>n-1</sub> Most Significant Bit (**MSB**)


binair - decimaal (tutorial opzoeken)

- Range: 0 to +2<sup>n</sup> 1
- Example
  - 0000 0000 0000 0000 0000 0000 1011<sub>2</sub>

$$= 0 + ... + 1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0$$

$$= 0 + ... + 8 + 0 + 2 + 1 = 11_{10}$$

## Decoder (n bits to 2<sup>n</sup> outputs)



Note: (3 bit wide) signal "bus"


how many logic gates? how long does it take?

## Decoder (truth table)

	Inputs					Out	puts			
12	11	10	Out7	Out6	Out5	Out4	Out3	Out2	Out1	Out0
0	0	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	1	0	0	0	0	0	0	1	0	0
0	1	1	0	0	0	0	1	0	0	0
1	0	0	0	0	0	1	0	0	0	0
1	0	1	0	0	1	0	0	0	0	0
1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0


Use "Sum of Products" or "Product of Sums"

split vs. decoder



## Multiplexor (1 bit)

selector: bij 0 --> A MAG DOOR bij 1 --> B MAG DOOR




•	Se	lection

- From parallel to serial
- Operates on digital **signals**!

Α	В	S	С
0	0	0	0
0	1	0	0
1	0	0	1
1	1	0	1
0	0	1	0
0	1	1	1
1	0	1	0
1	1	1	1

how many logic gates? how long does it take?


## Multiplexor (1 bit) implementation



# Multiplexor (32 bit), "bus"

#i = 65 o = 32 #GATES = 3 DELAY = 2 epsilon

3\*32 gates




32 1 bit multiplexors, 1 selector

dus 64 + 1 bits

how many logic gates? how long does it take?

Multiplexor (32 bit) implementation

how many logic gates? how long does it take?



#### #waarden met 2 bits

00

01

10

11


#waarden n bits 2^n

K verschillende waarden (in dit geval 3) # bits nodig = k ==> log2(K)

 $log2(2^N) = N$ 

ALTIJD NAAR BOVEN AFRONDEN! want 1 bit voor 1,001 is niet genoeg

==> CEIL(log2(K)) (omgekeerde is FLOOR)





5 input1 output

 $(5^3 + 1)$  GATES

how many logic gates? how long does it take?

sum of products ... "clever" (I, II, III, see scribbles)





#### Arithmetic and Logic Unit (ALU)

#### R-Type Instructions

funct	meaning
0	or: \$rd = \$rd   \$rx
1	xor: \$rd = \$rd ^ \$rx
2	and: \$rd = \$rd & \$rx
3	add: \$rd = \$rd + \$rx
4	srl: \$rd = \$rx >> 1
5	sra: \$rd = \$rx / 2
6	not: \$rd = ~\$rx
7	neg: \$rd = -1*\$rx

1011==>\_101

--> SHIFT RIGHT:

- logical: meest rechste verdwijnt, meest linke wordt 0

- arithmmetic: meest linkse copied 2de

unsigned

DECODE(1011) = 1+2+0+8 = 11 (basis 2 -> 10)

ENCODE(11) = 1011 (basis 10 -> 2)

1 vooraan zorgt voor negatief getal, als er al een 1 stond, dan

willen we het getal ook negatief houden

shift right logical

signed DECODE(1011) =

ENCODE(1011) =

shift right arithmetic

dus 1111 kan je interpreteren als unsigned (15) en signed (-1)

(geheel getal)

PS: 4 bits ==> 2^4 values


bij shift left arithmetic ==> \*2

G = 2 \* D + R D = G DIV 2


K = G MOD 2

Note: instruction (e.g., not vs. neg) determines data type (e.g., Boolean vs. Int)

#### Arithmetic and Logic Unit (ALU)



### 1-bit AND, OR



how many logic gates? 5 gates how long does it take? 3 epsilon

# Binary representation of information

- in computing and telecommunications
- a bit is a basic unit of information storage
- "binary digit"
- the maximum amount of information
- that can be stored in only two distinct states

0 or 1

# Bit sequences (bit) "string" (vs. char string)

```
0 1 bit bit
0111 4 bits nibble
01100001 8 bits byte
01010110110111 16 bits half-word
... 32 bits word
... 64 bits word
```

A **word** is a natural unit of data used by a particular processor design (8, 16, 24, 32, or 64 bits)

#### Byte = Octet (in French)





#### Origin of the term "byte"

The term byte was coined by Werner Buchholz in June 1956, during the early design phase for the IBM Stretch computer, which had addressing to the bit and variable field length (VFL) instructions with a byte size encoded in the instruction. It is a deliberate respelling of **bite** to avoid accidental mutation to bit.

#### Binary representation ++

1 Bit	2 Bits	3 Bits	4 Bits	5 Bits
0	00	000	0000	00000
1	01	001	0001	00001
	10	010	0010	00010
	11	011	0011	00011

With 1 bit, can represent/encode 2 distinct entities

With 2 bits, can represent/encode 4 distinct entities


. . .

With **N** bits, can represent/encode **2**<sup>N</sup> distinct entities

Example: {Red, Green, Blue} encoded as {00, 01, 10} code 11 not used

011 0011 00011 100 0100 00100 101 0101 00101 110 0110 00110 111 0111 00111 1000 01000 1001 01001 1010 01010 1011 01011 1100 01100 1101 01101 1110 01111 1100 01110 1111 01111 10000 10001 10010 10011 10110 11010 11010 11010 11010 11010 11010 11011 11100 11101 11110 11110 11110	010	0010	00010
101 0101 00101 110 0110 00110 111 0111 00111 1000 01000 1001 01001 1010 01010 1011 01011 1100 01100 1101 01101 1110 01111 110000 10001 10011 10100 10011 10110 11010 11010 11010 11010 11010 11010 11000 11001 11000 11001 11001 11010 11101 11100 11101	011	0011	00011
110 0110 00110 111 0111 00111 1000 01000 1001 01001 1010 01010 1011 01011 1100 01100 1101 01101 1110 01110 1111 01111 10000 10001 10011 10100 10101 10110 11010 11010 11010 11010 11011 11000 11001 11011 11100 11101 11100 11101	100	0100	00100
111 0111 00111 1000 01000 1001 01001 1010 01010 1011 01011 1100 01100 1101 01101 1110 01111 11000 10001 10011 10100 10011 10100 10110 10111 11000 11001 11010 11101 11100 11101 11100 11101	101	0101	00101
1000 01000 1001 01001 1010 01010 1011 01011 1100 01100 1101 01101 1110 01110 1111 01111 10000 10001 10011 10100 10101 10110 10110 11010 11001 11000 11001 11001 11001 11001 11010 11101 11100 11101	110	0110	00110
1001 01001 1010 01010 1011 01011 1100 01100 1101 01101 1110 01110 1111 01111 10000 10001 10011 10100 10101 10110 11100 11010 11001 11001 11001 11001 11001 11010 11101 11100 11101	111	0111	00111
1010 01010 1011 01011 1100 01100 1101 01101 1110 01110 1111 01111 10000 10001 10010 10010 10101 10100 10110 11010 11010 11001 11000 11001 11000 11001 11010 11101 11100 11110		1000	01000
1011 01011 1100 01100 1101 01101 1110 01110 1111 01111 10000 10001 10010 10011 10100 10110 10110 11000 11001 11001 11000 11001 11001 11100 11101 11100 11110		1001	01001
1100 01100 1101 01101 1110 01110 1111 01111 10000 10001 10010 10011 10100 10110 10110 11000 11001 11000 11001 11001 11010 11100 11101 11100 11110		1010	01010
1101 01101 1110 01110 1111 01111 10000 10001 10010 10011 10100 10101 10110 11000 11001 11001 11010 11101 11100 111101		1011	01011
1110 01110 1111 01111 10000 10001 10010 10011 10100 10101 10110 10110 11000 11001 11001 11010 11101 11100 11110		1100	01100
1111 01111 10000 10001 10010 10011 10100 10101 10110 10111 11000 11001 11010 11101 11100 11101		1101	01101
10000 10001 10010 10011 10100 10101 10110 10111 11000 11001 11010 11101 11100 11101		1110	01110
10001 10010 10011 10100 10101 10110 10111 11000 11001 11010 11101 11100 11101		1111	01111
10010 10011 10100 10101 10110 10111 11000 11001 11010 11101 11100 11101			10000
10011 10100 10101 10110 10111 11000 11001 11010 11011 11100 11101			10001
10100 10101 10110 10111 11000 11001 11010 11011 11100 11101 11101			10010
10101 10110 10111 11000 11001 11010 11011 11100 11101			10011
10110 10111 11000 11001 11010 11011 11100 11101 11110			10100
10111 11000 11001 11010 11011 11100 11101 11110			10101
11000 11001 11010 11011 11100 11101 11110			10110
11001 11010 11011 11100 11101 11110			10111
11010 11011 11100 11101 11110			11000
11011 11100 11101 11110			11001
11100 11101 11110			11010
11101 11110			11011
11110			11100
11111			11110
			11111

#### Arithmetic and Logic Unit (ALU)



81730 + 19223

```
"carry" 00
81730
+ 19223
3
```

```
"carry" 000
81730
+ 19223
53
```

## **Binary Addition**

00101110 + 00100111

# **Binary Addition (8 bit)**


```
01011100
00101110
+ 00100111
01010101
```

how many inputs? how many outputs?

how many logic gates? how long does it take?

#### Binary Addition (1 bit at a time)

(zoek tutorial, nog niet volledig gesnapt)



Inputs			Out	puts	
а	b	Carryin	CarryOut	Sum	Comments
0	0	0	0	0	$0 + 0 + 0 = 00_{two}$
0	0	1	0	1	$0 + 0 + 1 = 01_{two}$
0	1	0	0	1	$0 + 1 + 0 = 01_{two}$
0	1	1	1	0	$0 + 1 + 1 = 10_{two}$
1	0	0	0	1	$1 + 0 + 0 = 01_{two}$
1	0	1	1	0	$1 + 0 + 1 = 10_{two}$
1	1	0	1	0	$1 + 1 + 0 = 10_{two}$
1	1	1	1	1	1 + 1 + 1 = 11 <sub>two</sub>

Inputs			Out	puts	
а	b	Carryin	CarryOut	Sum	Comments
0	0	0	0	0	$0 + 0 + 0 = 00_{two}$
0	0	1	0	1	$0 + 0 + 1 = 01_{two}$
0	1	0	0	1	$0 + 1 + 0 = 01_{two}$
0	1	1	1	0	$0 + 1 + 1 = 10_{two}$
1	0	0	0	1	$1 + 0 + 0 = 01_{two}$
1	0	1	1	0	$1 + 0 + 1 = 10_{two}$
1	1	0	1	0	$1 + 1 + 0 = 10_{two}$
1	1	1	1	1	1 + 1 + 1 = 11 <sub>two</sub>

Inputs		Outputs			
а	b	Carryin	CarryOut	Sum	Comments
0	0	0	0	0	$0 + 0 + 0 = 00_{two}$
0	0	1	0	1	$0 + 0 + 1 = 01_{two}$
0	1	0	0	1	$0 + 1 + 0 = 01_{two}$
0	1	1	1	0	$0 + 1 + 1 = 10_{two}$
1	0	0	0	1	$1 + 0 + 0 = 01_{two}$
1	0	1	1	0	$1 + 0 + 1 = 10_{two}$
1	1	0	1	0	$1 + 1 + 0 = 10_{two}$
1	1	1	1	1	1 + 1 + 1 = 11 <sub>two</sub>

Inputs		Outputs			
а	b	Carryin	CarryOut	Sum	Comments
0	0	0	0	0	$0 + 0 + 0 = 00_{two}$
0	0	1	0	1	$0 + 0 + 1 = 01_{two}$
0	1	0	0	1	$0 + 1 + 0 = 01_{two}$
0	1	1	1	0	$0 + 1 + 1 = 10_{two}$
1	0	0	0	1	$1 + 0 + 0 = 01_{two}$
1	0	1	1	0	$1 + 0 + 1 = 10_{two}$
1	1	0	1	0	$1 + 1 + 0 = 10_{two}$
1	1	1	1	1	1 + 1 + 1 = 11 <sub>two</sub>

Inputs		Outputs			
а	b	Carryin	CarryOut	Sum	Comments
0	0	0	0	0	$0 + 0 + 0 = 00_{two}$
0	0	1	0	1	$0 + 0 + 1 = 01_{two}$
0	1	0	0	1	$0 + 1 + 0 = 01_{two}$
0	1	1	1	0	$0 + 1 + 1 = 10_{two}$
1	0	0	0	1	$1 + 0 + 0 = 01_{two}$
1	0	1	1	0	$1 + 0 + 1 = 10_{two}$
1	1	0	1	0	$1 + 1 + 0 = 10_{two}$
1	1	1	1	1	1 + 1 + 1 = 11 <sub>two</sub>

Inputs			Outputs		
a	b	Carryin	CarryOut	Sum	Comments
0	0	0	0	0	$0 + 0 + 0 = 00_{two}$
0	0	1	0	1	$0 + 0 + 1 = 01_{two}$
0	1	0	0	1	$0 + 1 + 0 = 01_{two}$
0	1	1	1	0	$0 + 1 + 1 = 10_{two}$
1	0	0	0	1	$1 + 0 + 0 = 01_{two}$
1	0	1	1	0	$1 + 0 + 1 = 10_{two}$
1	1	0	1	0	$1 + 1 + 0 = 10_{two}$
1	1	1	1	1	1 + 1 + 1 = 11 <sub>two</sub>



Is 1 when exactly one input is one or when all inputs are one

Inputs			Out	puts	
a	b	Carryin	CarryOut	Sum	Comments
0	0	0	0	0	$0 + 0 + 0 = 00_{two}$
0	0	1	0	1	$0 + 0 + 1 = 01_{two}$
0	1	0	0	1	$0 + 1 + 0 = 01_{two}$
0	1	1	1	0	$0 + 1 + 1 = 10_{two}$
1	0	0	0	1	$1 + 0 + 0 = 01_{two}$
1	0	1	1	0	$1 + 0 + 1 = 10_{two}$
1	1	0	1	0	$1 + 1 + 0 = 10_{two}$
1	1	1	1	1	1 + 1 + 1 = 11 <sub>two</sub>

#### Sum

Is 1 when exactly one input is one or when all inputs are one

$$Sum = (a \cdot \overline{b} \cdot \overline{CarryIn}) + (\overline{a} \cdot b \cdot \overline{CarryIn}) + (\overline{a} \cdot \overline{b} \cdot CarryIn) + (a \cdot b \cdot CarryIn)$$

how many logic gates? 5 how long does it take? 2 epsilon

Inputs			Out	puts	
a	b	Carryin	CarryOut	Sum	Comments
0	0	0	0	0	$0 + 0 + 0 = 00_{two}$
0	0	1	0	1	$0 + 0 + 1 = 01_{two}$
0	1	0	0	1	$0 + 1 + 0 = 01_{two}$
0	1	1	1	0	$0 + 1 + 1 = 10_{two}$
1	0	0	0	1	$1 + 0 + 0 = 01_{two}$
1	0	1	1	0	$1 + 0 + 1 = 10_{two}$
1	1	0	1	0	$1 + 1 + 0 = 10_{two}$
1	1	1	1	1	1 + 1 + 1 = 11 <sub>two</sub>

# **CarryOut**

Is 1 when at least two inputs are one


Inputs		Outputs			
a	b	Carryin	CarryOut	Sum	Comments
0	0	0	0	0	$0 + 0 + 0 = 00_{two}$
0	0	1	0	1	$0 + 0 + 1 = 01_{two}$
0	1	0	0	1	$0 + 1 + 0 = 01_{two}$
0	1	1	1	0	$0 + 1 + 1 = 10_{two}$
1	0	0	0	1	$1 + 0 + 0 = 01_{two}$
1	0	1	1	0	$1 + 0 + 1 = 10_{two}$
1	1	0	1	0	$1 + 1 + 0 = 10_{two}$
1	1	1	1	1	1 + 1 + 1 = 11 <sub>two</sub>

# **CarryOut**

Is 1 when at least two inputs are one

CarryOut =  $(b \cdot CarryIn) + (a \cdot CarryIn) + (a \cdot b) + \dots$ ?

### 1-bit Adder: Carry Out




CarryOut is 1 when

Inputs		
а	b	Carryin
0	1	1
1	0	1
1	1	0
1	1	1


how many logic gates? 4 how long does it take? 2 epsilon

voor heel de doos, 9 gates (sum + carryin); 2 epsilon delay

#### Arithmetic and Logic Unit (ALU)




### 1-bit ALU (AND, OR, +)



beware: multiplexor has 3 choices!


Series of 1-bit full adders

Carry ripples through addition = Slow!




Series of 1-bit full adders

Carry ripples through addition = Slow!




Series of 1-bit full adders

Carry ripples through addition = Slow!




Series of 1-bit full adders

Carry ripples through addition = Slow!




Series of 1-bit full adders

Carry ripples through addition = Slow!



Series of 1-bit full adders


Carry ripples through addition = Slow!



Series of 1-bit full adders

Carry ripples through addition = Slow!

Incorrect intermediate result! (assume result of previous calculation all 0s)




Series of 1-bit full adders

Carry ripples through addition = Slow!

**Incorrect intermediate result!** 


 $01100 \\ 1110 \\ + 0111 \\ \hline 0001$ 



Series of 1-bit full adders


Carry ripples through addition = Slow!

**Incorrect intermediate result!** 




Series of 1-bit full adders

Carry ripples through addition = Slow to get to final correct result!



how many logic gates? how long does it take?




#### 32-bit ALU

### Adder: Ripple Carry

#### Inefficient!

how many logic gates? how long does it take?



#### 32-bit ALU


Adder: Ripple Carry

#### **Inefficient!**

how many logic gates?<sup>32+32+1</sup> =65 how long does it take? <sup>2 epsilon</sup>

can we make this faster?

→ number of gates?



#### **Solution: Calculate Carry Faster**

CarryIn1 = CarryOut0

op voorhand berekenen

CarryIn1 = (b0.CarryIn0) + (a0.CarryIn0) + (a0.b0)

```
c3 c2 c1 c0
a3 a2 a1 a0
+ b3 b2 b1 b0
+ s3 s2 s1 s0
```

CarryIn1 = (b0.CarryIn0) + (a0.CarryIn0) + (a0.b0)

$$c1 = (a0.c0) + (b0.c0) + (a0.b0)$$

CarryIn1 = (b0.CarryIn0) + (a0.CarryIn0) + (a0.b0)

$$c1 = (a0.c0) + (b0.c0) + (a0.b0)$$

$$c2 = (a1.c1) + (b1.c1) + (a1.b1)$$

```
CarryIn1 = (b0.CarryIn0) + (a0.CarryIn0) + (a0.b0)
```

```
c1 = (a0.c0) + (b0.c0) + (a0.b0)
c1 = (a1.c1) + (b1.c1) + (a1.b1)
= (a1. ((a0.c0) + (b0.c0) + (a0.b0))) + (b1.((a0.c0) + (b0.c0) + (a0.b0))) + (a1.b1)
```

```
CarryIn1 = (b0.CarryIn0) + (a0.CarryIn0) + (a0.b0)
```

```
c1 = (a0.c0) + (b0.c0) + (a0.b0)
c1 = (a1.c1) + (b1.c1) + (a1.b1)
= (a1. ((a0.c0) + (b0.c0) + (a0.b0))) + (b1.((a0.c0) + (b0.c0) + (a0.b0))) + (a1.b1)
= (a1. a0.c0) + (a1.b0.c0) + (a1.a0.b0)
+ (b1.a0.c0) + (b1.b0.c0) + (b1.a0.b0) + (a1.b1)
```

CarryIn1 = (b0.CarryIn0) + (a0.CarryIn0) + (a0.b0)

$$c1 = (a0.c0) + (b0.c0) + (a0.b0)$$

$$c1 = (a1.c1) + (b1.c1) + (a1.b1)$$

$$= (a1. (a0.c0) + (b0.c0) + (a0.b0)) + (b1.(a0.c0) + (b0.c0) + (a0.b0)) + (a1.b1)$$

$$= (a1. a0. b0) + (a1. a0. c0) + (a1. b0. c0)$$

"direct" computation of carry (sum of products) ... fast, but complex

+ (b1.a0.b0) + (b1.a0.c0) + (b1.b0.c0) + (a1.b1)

$$c3 = \dots$$

$$c4 = \dots$$

how many logic gates? how long does it take?

Size of circuit grows **exponentially** (cfr. naive sum of products)

CarryIn1 = (b0.CarryIn0) + (a0.CarryIn0) + (a0.b0)

$$c1 = (a0.c0) + (b0.c0) + (a0.b0)$$

$$c1 = (a0.c0) + (b0.c0) + (a0.b0)$$

$$c2 = (a1.c1) + (b1.c1) + (a1.b1)$$

$$c3 c2 c1 c0$$

$$a3 a2 a1 a0$$

$$b3 b2 b1 b0$$

$$c2 = (a1.c1) + (b1.c1) + (a1.b1)$$

```
= (a1. (a0.c0) + (b0.c0) + (a0.b0)) + (b1.(a0.c0) + (b0.c0) + (a0.b0)) + (a1.b1)
= (a1. a0. b0) + (a1. a0. c0) + (a1. b0. c0)
+ (b1. a0. b0) + (b1. a0. c0) + (b1. b0. c0) + (a1. b1)
```

"direct" computation of carry (sum of products) ... fast, but complex

Size of circuit grows exponentially

how many logic gates? how long does it take?

can we reduce #gates?

→ how long does it take?

$$c1 = (a0.c0) + (b0.c0) + (a0.b0) = (a0 + b0).c0 + (a0.b0)$$
propagate
generate

Generate: "When do ai en bi generate a carry-out?"

$$c1 = (a0.c0) + (b0.c0) + (a0.b0) = (a0 + b0).c0 + (a0.b0)$$

Generate: "When do ai en bi generate a carry-out?"

$$g_i = a_i \cdot b_i$$

```
c3 c2 c1 c0
a3 a2 a1 a0
b3 b2 b1 b0
s3 s2 s1 s0
```

$$c1 = (a0.c0) + (b0.c0) + (a0.b0) = (a0 + b0).c0 + (a0.b0)$$

Generate: "When do ai en bi generate a carry-out?"

$$g_i = a_i \cdot b_i$$

Propagate: "When do a<sub>i</sub> en b<sub>i</sub> propagate a carry?"

$$c1 = (a0.c0) + (b0.c0) + (a0.b0) = (a0 + b0).c0 + (a0.b0)$$

Generate: "When do a<sub>i</sub> en b<sub>i</sub> generate a carry-out?"

$$g_i = a_i \cdot b_i$$

Propagate: "When do a<sub>i</sub> en b<sub>i</sub> propagate a carry?"

$$pi = a_i + b_i$$

$$c1 = (a0.c0) + (b0.c0) + (a0.b0) = (a0 + b0).c0 + (a0.b0)$$

Generate: "When do ai en bi generate a carry-out?"

$$g_i = a_i \cdot b_i$$

Propagate: "When do a<sub>i</sub> en b<sub>i</sub> propagate a carry?"

$$pi = a_i + b_i$$

c3 c2 c1 c0 a3 a2 a1 a0 + b3 b2 b1 b0 s3 s2 s1 s0

$$carry-out_i = g_i + p_i \cdot c_i$$

note that  $g_i$  and  $p_i$  do not depend on  $c_i$ 

$$carry-in_{i+1} = carry-out_i = g_i + p_i \cdot c_i$$

"generate" 
$$g_i = a_i.b_i$$

$$g_i = a_i b_i$$

"propagate" 
$$p_i = a_i + b_i$$

$$p_i = a_i + b_i$$

$$c_{i+1} = g_i + p_i . c_i$$



#### When $g_i = 1$ :

$$C_{i+1} = g_i + p_i$$
.  $C_i = 1 + p_i$ .  $C_i = 1$  independent of  $C_i$ : "generate"

When  $g_i = 0$  and  $p_i = 1$ :

$$C_{i+1} = 0 + 1 \cdot C_i = C_i$$

independent of a and b : "propagate" ci

# Adder: Fast Carry "Carry-Lookahead" (16-bit adder)

#### Level of abstraction 1 (4-bit adder)

```
c1 = (a0.b0) + (a0 + b0).c0

c2 = (a1.b1) + (a1 + b1).c1

= (a1.b1) + (a1 + b1).((a0.b0) + (a0 + b0).c0) + \frac{a}{54}
```

c4 c3 c2 c1 c0 a3 a2 a1 a0 b3 b2 b1 b0 s4 s3 s2 s1 s0


```
"generate" g_i = a_i.b_i
"propagate" p_i = a_i + b_i
```

$$C_{i+1} = Q_i + P_i \cdot C_i$$

how many logic gates? how long does it take? epsilon

$$c1 = g0 + p0.c0$$
  
 $c2 = g1 + (p1.g0) + (p1.p0.c0)$   
 $c3 = g2 + (p2.g1) + (p2.p1.g0) + (p2.p1.p0.c0)$   
 $c4 = g3 + (p3.g2) + (p3.p2.g1) + (p3.p2.p1.g0) + (p3.p2.p1.p0.c0)$ 

### **Plumbing Analogy**



#### **Calculate Carry**

#### **Calculate Carry**


note: only depends on c0 and a0,b0 a1,b1 a2,b2 a3, b3

# Carry-Lookahead Level of abstraction 2

hoe alles aan elkaar hangen

## 16-bit adder using 4 x 4-bit efficient adders

4 bit adder niet ripple 1 bits



# Level of abstraction 2 Super-Propagate and Super-Generate

$$c4 = g3 + (p3.g2) + (p3.p2.g1) + (p3.p2.p1.g0) + (p3.p2.p1.p0.c0)$$

Super-Propagate: "When do  $A_{0.4}$  en  $B_{0.4}$  propagate a carry?"

## Level of abstraction 2 Super-Propagate and Super-Generate

$$c4 = g3 + (p3.g2) + (p3.p2.g1) + (p3.p2.p1.g0) + (p3.p2.p1.p0.c0)$$

Super-Propagate: "When do  $A_{0.4}$  en  $B_{0.4}$  propagate a carry?"

$$P0 = p3.p2.p1.p0$$

# Level of abstraction 2 Super-Propagate and Super-Generate

$$c4 = g3 + (p3.g2) + (p3.p2.g1) + (p3.p2.p1.g0) + (p3.p2.p1.p0.c0)$$

Super-Propagate: "When do  $A_{0.4}$  en  $B_{0.4}$  propagate a carry?"

$$P0 = p3.p2.p1.p0$$

Super-Generate: "When do  $A_{0.4}$  en  $B_{0.4}$  generate a carry-out?"

## Level of abstraction 2 Super-Propagate and Super-Generate


$$c4 = g3 + (p3.g2) + (p3.p2.g1) + (p3.p2.p1.g0) + (p3.p2.p1.p0.c0)$$

Super-Propagate: "When do  $A_{0.4}$  en  $B_{0.4}$  propagate a carry?"

$$P0 = p3.p2.p1.p0$$

Super-Generate: "When do  $A_{0.4}$  en  $B_{0.4}$  generate a carry-out?"

$$G0 = g3 + (p3.g2) + (p3.p2.g1) + (p3.p2.p1.g0)$$



## Level of abstraction 2 Super-Propagate and Super-Generate

$$c4 = g3 + (p3.g2) + (p3.p2.g1) + (p3.p2.p1.g0) + (p3.p2.p1.p0.c0)$$

Super-Propagate: "When do  $A_{0.4}$  en  $B_{0.4}$  propagate a carry?"

$$P0 = p3.p2.p1.p0$$


Super-Generate: "When do  $A_{0,4}$  en  $B_{0,4}$  generate a carry-out?"

$$G0 = g3 + (p3.g2) + (p3.p2.g1) + (p3.p2.p1.g0)$$

$$\underline{C1} = G0 + (P0.c0)$$

# Carry-Lookahead Level of abstraction 2

16-bit adder using 4 x 4-bit efficient adders



# Carry-Lookahead Level of abstraction 2 (16-bit adder)

https://www.youtube.com/watch?v=SQKdnxysXnw&pp=ygUpY2FycnkgbG9vayBhaGVhZCBhZGRlciBhYnN0cmFjdGlvbiBsZXZlbHM%3D

```
P0 = p3.p2.p1.p0
P1 = p7.p6.p5.p4
P2 = p11.p10.p9.p8
P3 = p15.p14.p13.p12
G0 = g3 + (p3.g2) + (p3.p2.g1) + (p3.p2.p1.g0)
G1 = g7 + (p7.g6) + (p7.p6.g5) + (p7.p6.p5.g4)
G2 = g11 + (p11.g10) + (p11.p10.g9) + (p11.p10.p9.g8)
G3 = q15 + (p15.q14) + (p15.p14.q13) + (p15.p14.p13.q12)
C1 = G0 + (P0.c0)
C2 = G1 + (P1.G0) + (P1.P0.c0)
C3 = G2 + (P2.G1) + (P2.P1.G0) + (P2.P1.P0.c0)
C4 = G3 + (P3.G2) + (P3.P2.G1) + (P3.P2.P1.G0) + (P3.P2.P1.P0.c0)
```

# Carry-Lookahead Level of abstraction 2 (16-bit adder)

```
P0 = p3.p2.p1.p0
P1 = p7.p6.p5.p4
P2 = p11.p10.p9.p8
P3 = p15.p14.p13.p12
G0 = g3 + (p3.g2) + (p3.p2.g1) + (p3.p2.p1.g0)
G1 = g7 + (p7.g6) + (p7.p6.g5) + (p7.p6.p5.g4)
G2 = g11 + (p11.g10) + (p11.p10.g9) + (p11.p10.p9.g8)
G3 = g15 + (p15.g14) + (p15.p14.g13) + (p15.p14.p13.g12)
                                                how many logic gates?
C1 = G0 + (P0.c0)
                                                how long does it take?
C2 = G1 + (P1.G0) + (P1.P0.c0)
C3 = G2 + (P2.G1) + (P2.P1.G0) + (P2.P1.P0.c0)
C4 = G3 + (P3.G2) + (P3.P2.G1) + (P3.P2.P1.G0) + (P3.P2.P1.P0.c0)
```

# Binary representation/encoding of Unsigned Integers

n-bit string " $x_{n-1}x_{n-2}...x_1x_0$ " has/encodes value x

$$x = x_{n-1}2^{n-1} + x_{n-2}2^{n-2} + \cdots + x_12^{1} + x_02^{0}$$

X<sub>0</sub> Least Significant Bit (**LSB**)

X<sub>n-1</sub> Most Significant Bit (**MSB**)

- Range: 0 to +2<sup>n</sup> 1
- Example
  - 0000 0000 0000 0000 0000 0000 1011<sub>2</sub>

$$= 0 + ... + 1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0$$

$$= 0 + \dots + 8 + 0 + 2 + 1 = 11_{10}$$

# Addition of Unsigned Integers in binary representation/encoding

# Addition of Unsigned Integers in binary representation/encoding

11100	Carry	10
1110	Α	14
+ 0111	В	<u>+ 7</u>
10101	Result	21

100

**1**01

# 2's complement binary representation/encoding of Signed Integers =>1 vooraan =-

n-bit string  $x_{n-1}x_{n-2}...x_1x_0$  has **value** x

$$x = -x_{n-1}2^{n-1} + x_{n-2}2^{n-2} + \cdots + x_12^1 + x_02^0$$

101: -4+0+1 = -3

VB	<b>3</b> :		
x 	011	=3	negatieve versie van getal vinden
<u>!x</u>	100		
+1	001		
	101	= -3	

signed •	unsigned ①	000
1	1	001
2	2	010
3	3	011
-4	4	100
-3	5	101
-2	6	110
-1	7	111

	•
<b>1</b> 10	-2
111	-1
000	0
<b>0</b> 01	1
<b>0</b> 10	2
<b>0</b> 11	3

### Negation for 2's complement

### **Complement** and **add 1** complement means $1 \rightarrow 0$ , $0 \rightarrow 1$


$$x + \overline{x} = 1111...111_{2} = -1$$
  
 $\overline{x} + 1 = -x$ 

#### Example: negate +2

$$-2 = 0000 \ 0000 \ \dots \ 0010_2$$
 $-2 = 1111 \ 1111 \ \dots \ 1101_2$ 
 $+ 1_2$ 
 $= 1111 \ 1111 \ \dots \ 1110_2$ 

**Note**: works for positive and negative numbers

### 1-bit ALU with subtraction




$$a-b = a + (-b)$$
  
=  $a + (\overline{b} + 1)$ 

( = 1's complement)

Binvert and Carryln: 1

### 1-bit ALU with NOR

```
a NOR b = not(a OR b) =
(not a) AND (not b)
```



### **Overflow Conditions**

(for 2's complement signed binary integers)

Operation	Operand A	Operand B	Result indicating overflow
A + B	≥0	≥ 0	< 0
A + B	< 0	< 0	≥ 0
A – B	≥ 0	< 0	< 0
A – B	< 0	≥ 0	≥ 0

#### SIGNED INTEGERS (gehele getallen)

#### SIGNED INTEGERS (natuurlijke getallen)

MOD(8) optellen

dus 
$$8 = 0$$
,  $12 = 4$  ... VAN  $0 - 7$ 

### **Unsigned** Binary Addition


"modulo" calculation, no overflow!

N bits: 
$$(2^{N})$$
 MOD  $2^{N} = 0 = [[2^{N}]]$   
 $(2^{N})$  DIV  $2^{N} = 1$ 

$$[[2^{N}+k]] = (2^{N}+k) \text{ MOD } 2^{N} = k$$

used in for example memory address calculation (Program Counter)

### 1-bit ALU (AND, OR, +, -, slt)








# 32-bit ALU: only connect

getal a = 32 bits getal b = 32 bits set less than

> hoogste bit bekijken ==> zien ofdat we die op 1 of 0 zetten



#### How to efficiently compare **non-negative** numbers?

(useful for fast comparison of Floating Point number exponents)

```
Is A > B ?
e.g., is 00101000 > 00111010
Solution:
```

```
NOT: check whether A - B is negative (as for slt) this works for unsigned numbers, but is slow ...
```

maar ter informatie niet belangrijk

#### How to efficiently compare **non-negative** numbers?

```
Is A > B?
Solution:
 from MSB to LSB (left to right): compare bit per bit
  00101000
  00111010
 Assuming that the two bit strings
 (representing non-negative integers) both have N bits
 for i = N-1 downto 0:
   if bit A_i > B_i then
     A is larger than B
     break
   elif bit A_i < B_i then
     A is smaller than B
     break
   else // bit A_i == B_i
    if i == 0 then
     A is equal to B
 // else
 // continue loop with next i
```

#### How to efficiently compare **non-negative** numbers?

```
Is A > B ?
```

#### Solution:

but we want a hardware solution ...

```
check whether i^{th} bits are equal (A_i == B_i) = A_i.B_i + \overline{A}_i.\overline{B}_i = e_i check whether i^{th} bits < (A_i < B_i) = \overline{A}_i.B_i check whether i^{th} bits > (A_i > B_i) = A_i.\overline{B}_i
```


4 bits example, check A > B:

$$A_3.\overline{B}_3 + e_3.A_2.\overline{B}_2 + e_3.e_2.A_1.\overline{B}_1 + e_3.e_2.e_1.A_0.\overline{B}_0$$

Number of gates? Delay?

> maar ter informatie niet belangrijk

### 32-bit ALU with zero detect



### Higher-level: ALU

