
HW - SW - OS interface



- Executing Code (by datapath)
- Exceptions, traps and interrupts
- Memory-mapped I/O
- Interfacing with the OS (C-level) with syscall

Exceptions and Interrupts

Unexpected events (asynchronous interrupt)

requiring change in **flow of control** (different ISAs use the terms differently)

- "exception"
 - arises within the CPU
 e.g., undefined opcode, overflow, syscall, ...
- "trap" (for monitoring, debugging)
- "interrupt"
 - From an external I/O controller

Dealing with them without sacrificing performance is hard (and requires extending the datapath)



Handling Exceptions (PH5 pp. A.33 - A.40)

In MIPS, exceptions are managed by a System Control CoProcessor (CP0)

CPO has its own registers: (access with mfc0 and mtc0)

Name Regi	ster Descriptio	on	
<pre>(*)BadVAddr \$8 Count \$9 Compare \$11 (*)Status \$12 masked)</pre>	current to	dress of offending memory access mer; incremented every 10ms cception when Count == Compare which interrupts are enabled (vs.	
(*)Cause \$13 (*)EPC \$14	-	exception type, and pending interrupts PC where exception/interrupt occurred	
(*)simulated by	MARS	Registers Coproc 1 Coproc 0 Name Number Value	

Registers	Coproc 1	Coproc 0	
Name	Number	Value	
\$8 (vaddr)	8	0x0000	00000
\$12 (status)	12	0x0000	ff11
\$13 (cause)	13	0x0000	00000
\$14 (epc)	14	0x0000	00000

Handling Exceptions

In MIPS, exceptions are managed by a System Control CoProcessor (CP0)


When exception occurs:

- Save PC of offending (or interrupted) instruction
 - in Exception Program Counter (EPC) register (\$14)
- Save indication of the problem
 - in cause register (\$13)

Exception Code in cause register (\$13)

Number	Name	Cause of exception
0	Int	Hardware interrupt pending
4	AdEL	Address Error on Load or instruction fetch
5	AdES	Address Error on Store
6	IBE	Bus Error on Instruction fetch
7	DBE	Bus Error on Data load or store
8	Sys	Syscall exception
9	Вр	Breakpoint (usually used by debuggers)
10	CpU	Coprocessor Unimplemented
12	Ov	Arithmetic overflow
13	Tr	Trap
15	FPE	Floating Point Exception

Handling Exceptions




Handling Exceptions

In MIPS, exceptions are managed by a System Control CoProcessor (CP0)

When exception occurs:

- Save PC of offending (or interrupted) instruction
 - in Exception Program Counter (EPC) register (\$14)
- Save indication of the problem
 - in cause register (\$13)
- Jump to handler at 0x80000180

Memory Layout



kernel

An Alternate Mechanism

Vectored Interrupts

- Handler address determined by the cause
- Example:
 - Undefined opcode:
 - Arithmetic overflow:
 - •

- $0 \times 8000 \quad 0000$ $0 \times 8000 \quad 0020$ $0 \times 8000 \quad 0040$
- Instructions (8) either
 - deal with the interrupt, or
 - jump to real handler

op verschillende addressen, verschillende error handlers etc

Handler Actions

- Read cause from \$13 (using mfc0), and transfer to relevant handler
- Determine action required (using mfc0)
- If restartable
 - take corrective action
 - use EPC to return to programeret
- If not re-startable
 - terminate program (cleanup)
 - report error (to OS) using EPC, cause, ...


New instructions (to deal with CP0)

mfc0 Rd, C0src Move from CoProcessor O register COsrc into destination register Rd CoProcessor O register COdst the value of register Rs mtc0 Rs, C0dst Move to lwc0 C0dst, addr Load a word from memory into CoProcessor 0 register C0dst swc0 C0src, addr Store CoProcessor O register COsrc in memory return from exception eret Reset Exception Level to 0 (back to user mode) and return: PC = EPCteq Rs, Rt Raise the trap exception if register Rs is equal to register Rt tne Rs, Rt Raise the trap exception if register Rs is not equal to register Rt Raise the trap exception if register Rs is less than register Rt tlt Rs, Rt . . . there are other trap instructions not listed here (see Appendix B) break code Raise the breakpoint exception. code 1 is reserved for the debugger syscall Raise the **system call** exception. Service number is specified in \$v0


Instruction

Meaning

datapath with exceptions (partial)



datapath with exceptions (pipelined)



I/O: WHERE?

Communication with I/O devices

Programmed or Instruction-Based I/O

Memory-mapped I/O


programmed or instruction-based I/O

Some architectures, most notably Intel x86, use **specialized instructions** to communicate with I/O devices. Also known as "isolated" or "port based" I/O. "Port" is the name of the address of the dedicated memory used for I/O.

These instructions take the following form, with device1 and device2 the unique ID of the I/O device:


lwio \$t0, device1
swio \$t0, device2

memory-mapped I/O



memory-mapped I/O

- I/O via read/write of "device registers"
- Appear at special memory locations
- Accessed using standard memory lw/sw operations




I/O: WHEN?

- Polling: busy loop inspecting status reg.
 - → heavy use (waste) of processor time
 - → OK in hardware implementation
 - → predictable overhead (RT systems)
- Interrupt-Driven: a-synchronous reaction to device interrupt

memory-mapped I/O


- I/O via read/write of "device registers"
- Appear at special memory locations
- Accessed using standard memory lw/sw operations



memory-mapped I/O, polling/busy wait


```
# printing a zero-terminated ASCII string
print_string: # $a0: address of zero-terminated ascii string (.asciiz)
                   to print
    j ps_cond # jump to code to
             # * load next character to print
             # * check if end of string (loaded char is 0x00)
ps_loop:
   lw $v0, 0xFFFF0008 # Transmitter control
   andi $v0, $v0, 0x01 # mask (select) Ready bit
   beg $v0, $zero, ps_loop # busy loop until ready to print <----
   sw $a1, OxFFFF000C # data (byte) to print into Transmitter data
ps_cond:
   lbu $a1, ($a0) # load character to print
   addi $a0, $a0, 1 # increment char pointer
   bne $a1, $zero, ps_loop # loop as long as not EndOfString (0x00) found
                           # return from subroutine
    ir $ra
```

Handling Exceptions



memory-mapped I/O


- I/O via read/write of "device registers"
- Appear at special memory locations
- Accessed using standard memory lw/sw operations



memory-mapped I/O, interrupt-driven

```
# Interrupt handler for keyboard (input) interrupt:
e_int_timer_end:
 mfc0 $v0, $13 # Cause
  andi $v0, $v0, 0x0100 # mask (select) pending interrupt bit 8 (HW interrupt)
 beg $v0, $zero, e_int_keyrecv_end # not keyboard interrupt
  # handle keyboard receive interrupt
 mfc0 $a0, $13 # coprocessor0 Cause register
  xor $a0, $a0, $v0 # set pending interrupt bit 8 to 0 (and keep other bits)
 mtc0 $a0, $13  # reset Cause (removing pending HW interrupt)
  la $a0, hw int keyboard # "keyboard input\n"
  jal print_string
  li $a0, 0xFFFF0004 # Receiver data address (interrupt based,
                    # so don't need to check Receiver control)
 lw $v0, 0($a0) # Receiver data
  la $a0, char # space for one character
  sb $v0, 0($a0) # store Received data (key pressed)
                # note: accessing data re-sets Ready bit
                        in Receiver control
  la $a0, key
                 # key pressed message/character
                 # remember that the following were declared:
                    key: .ascii "\t\tkey pressed: " # not .asciiz!
                   char: .ascii " "
                   nl: .asciiz "\n"
  jal print_string
e int keyrecv end:
```

Memory Layout



```
# Example of exception handling #
# and memory-mapped I/O
##################################
# Must enable memory-mapped I/O! #
########################
# Handler (Kernel) Data #
########################
       .kdata
       .align 4
ktemp: .space 16 # allocate 4 consecutive words, word aligned,
                  # with storage uninitialized, for temporary saving
                  # (stack can't be used as it may be corrupt
                  # and may even be the cause of the exception)
       .ascii "0123456789ABCDEF" # table for quick hex conversion
hex:
       .ascii "\texception type:" # not .asciiz!
exc:
    .asciiz " "
spc:
    .asciiz "EPC: "
epc:
status: .asciiz " Status: "
cause: .asciiz " Cause: "
count: .asciiz " Count: "
hw int:
               .asciiz "\tHardware Interrupt,
hw int timer:
              .asciiz "timer\n"
hw_int_keyboard: .asciiz "keyboard input\n"
syscall_string: .asciiz "\tsyscall "
timer: .asciiz "\ttimer expired... and reset\n"
       .ascii "\t\tkey pressed: " # not .asciiz!
key:
char: .ascii
     .asciiz "\n"
nl:
```

```
# Handler Implementation (in Kernel) #
        # Overwrites existing exception handler
        .ktext 0x80000180
       mfc0
               $k0, $12 # get status
                        # $k0 and $k1 are reserved for
                        # OS and Exception Handling
        andi
               $k0, Oxfffffffe # Disable interrupts while in interrupt handler
                                # by setting interrupt enable bit in status register to 0
       mtc0
               $k0, $12
                                # update status
                        # tell assembler not to use $at (assembler temporary)
        .set
               noat
                        # and hence not to complain when we do
               $k0, $at # save $at (used in pseudo-instructions) in $k0
       move
                        # programmer should not use them, so not saved
                        # tell assembler it may use $at again
        .set
               at
                            # address of temporary save area
        la
               $k1, ktemp
                            # in exception handler. The stack can NOT be used
                            # as the stack pointer/stack content may be corrupt!
                            # Consequence: exception handler NOT re-entrant!
               $a0, 0($k1) # save $a0 as we'll use it
               $a1, 4($k1) # save $a1 as we'll use it
              $v0, 8($k1) # save $v0 as we'll use it
               $ra, 12($k1) # save $ra as we'll use it
 # coprocessor0 (exception handling) registers
               Register Description
                                     (*) simulated by MARS
     Name
  (*)BadVAddr $8 offending memory reference
               $9 current timer; incremented every 10ms
     Count.
     Compare $11 interrupt when Count == Compare
              $12 controls which interrupts are enabled (vs. masked)
 # (*)Status
              $13 exception type, and pending interrupts
 # (*)Cause
               $14 PC where exception/interrupt occured
 # (*)EPC
```

```
# "EPC: "
la
      $a0, epc
     print_string
                     # (no print syscall interrupt from exception handler!)
jal
                     # coprocessor0 EPC register:
mfc0
     $a0, $14
                     # address of instruction that caused exception
jal
     print_hex
la
      $a0, status
                     # "Status: "
     print_string
jal
mfc0
     $a0, $12
                     # coprocessor0 Status register
jal
     print_hex
      $a0, cause
                     # "Cause: "
la
jal
     print_string
mfc0 $a0, $13
                     # coprocessor0 Cause register
     print_hex
jal
      $a0, count
                     # "Count: "
la
jal
     print_string
mfc0 $a0, $9
                     # coprocessor0 timer register
     print_hex
jal
      $a0, nl
                     # "\n"
la
jal
     print_string
     $a0, $13
                     # coprocessor0 Cause register
mfc0
     $v0, $a0, 0x7C # Cause bits [6:2] contain Exception type
```

```
# Exception type
 Number Name Description
        Int Hardware interrupt pending
       AdEL Address error on load (or instruction fetch)
       AdES Address error on store
        IBE Bus error on instruction fetch
        DBE Bus error on data load or store
        Sys syscall exception; in MARS, only for "new" syscall types ($v0 > 59)
             breakpoint (usually used by debuggers, but also by div)
   12
        Ov Arithmetic overflow
                           # "\texception type:"
      la
            $a0, exc
      jal print_string
      mfc0 $a0, $13 # coprocessor0 Cause register
      srl $a0, $a0, 2 # Exception code starts at bit 2
      andi $a0, $a0, 0x1F # mask the 5 exception code bits
      jal print_hex
      la
            $a0, nl
                          # "\n"
      jal print_string
      # following two lines need to be re-done as $v0 (and $a0) got over-written in print_hex/print_string
      mfc0 $a0, $13 # coprocessor0 Cause register
      andi $v0, $a0, 0x7C # Cause bits [6:2] contain Exception type
      beg $v0, $zero, e_int # handle hardware interrupt (exception type 0)
```

```
# Program exception (i.e., not hardware interrupt)
# here: know what the cause was and could deal with it
# ...
# for example, when cause was 4 (AdEL) or 5(AdES)
# print offending memory address from coprocessor0 register $8 (BadVAddr)
# ...
# skip offending instruction
mfc0 $v0, $14 # EPC: address of instruction that caused exception
addiu $v0, $v0, 4 # next sequential instruction (caveat: delayed branch)
mtc0 $v0, $14  # update EPC (needed for "exception return" eret)
# following two lines need to be re-done as $v0 (and $a0)
# got over-written in print_hex/print_string
mfc0 $a0, $13 # coprocessor0 Cause register
andi $v0, $a0, 0x7C # Cause bits [6:2] contain Exception type
# syscall exception
srl $v0, $v0, 2
beq $v0, 8, e_syscall # handle non-builtin syscall (in MARS, $v0 > 59)
j
     e_int_end
```

```
e_syscall: # handle syscall
          $a0, syscall_string # "syscall"
    jal
         print_string
          $k1, ktemp
                       # address of temporary save area
    la
    lw
          $a0, 8($k1) # saved $v0
         print_hex
    jal
                       # " "
          $a0, spc
    la
    jal
         print_string
          $k1, ktemp # address of temporary save area
    la
          $a0, 0($k1) # saved $a0
    lw
         print_hex
    ial
    la
          $a0, nl
                       # "\n"
         print_string
    jal
    j
          e_int_end
```

```
e_int: # hardware (HW) interrupt handler
             $a0, hw_int # "\tHardware Interrupt, "
       jal print_string
       mfc0 $v0, $13
                                        # Cause
       andi $v0, $v0, 0x8000
                                      # mask (select) pending interrupt bit 15
       beq $v0, $zero, e_int_timer_end # not timer interrupt
       # handle timer interrupt
       # note: timer not supported by MARS (but it is by SPIM)!
                          # coprocessor0 Cause register
       mfc0 $a0, $13
       xor $a0, $a0, $v0 # set pending interrupt bit 15 to 0
       mtc0 $a0, $13
                          # reset Cause (removing pending HW interrupt)
             $a0, hw_int_timer # "timer\n"
       jal print_string
       # reset timer to 0
       mtc0 $zero, $9
                          # set Count
       la
             $a0, timer
                          # timer reset notice
       jal print_string
       i
             e_int_end
```

```
e_int_timer_end:
       mfc0 $v0, $13
                                          # Cause
       andi $v0, $v0, 0x0100
                                          # mask (select) pending interrupt bit 8
             $v0, $zero, e_int_keyrecv_end # not keyboard interrupt
       # handle keyboard receive interrupt
       mfc0 $a0, $13 # coprocessor0 Cause register
       xor
             $a0, $a0, $v0 # set pending interrupt bit 8 to 0
       mtc0 $a0, $13
                            # reset Cause (removing pending HW interrupt)
             $a0, hw_int_keyboard # "keyboard input\n"
       la
       jal print_string
             $a0, OxFFFF0004 # Receiver data address (interrupt based,
                             # so don't need to check Receiver control)
             $v0, 0($a0)  # Receiver data
       lw
                           # space for one character
       la
             $a0, char
             $v0, 0($a0)
                           # store Received data (key pressed)
                             # note: accessing data re-sets Ready bit
                             # in Receiver control
       la
             $a0, key
                            # key pressed message/character
       jal
             print_string
```

```
e_int_keyrecv_end:
e_int_end:
        # restore saved values
             $k1, ktemp
             $a0, 0($k1)
           $a1, 4($k1)
           $v0, 8($k1)
       lw
             $ra, 12($k1)
        .set noat
                       # tell assembler not to use $at
                       # and hence not to complain when we do
             $at, $k0 # restore $at
        .set at
                       # tell assembler it may use $at again
       mtc0 $zero, $13# re-set Cause, including all pending interrupts
       mfc0 $k0, $12 # Status
             $k0, 0x01 # re-enable interrupts
       mtc0 $k0, $12 # update Status
       eret # return from exception,
             # PC <- EPC after key pressed, continue where left off
             # PC <- EPC+4 after skipping offending instruction
```

```
# print_string implementation #
#################################
print_string: # $a0: address of zero-terminated ascii string (.asciiz) to print
       j ps_cond
                                # jump to code to
                                # * load next character to print
                                # * check if end of string (loaded char is 0x00)
ps_loop:
                             # Transmitter control
             $v0, 0xFFFF0008
       andi $v0, $v0, 0x01 # mask (select) Ready bit
       beq $v0, $zero, ps_loop # (bus) loop until ready to print
             $a1, OxFFFF000C # data (byte) to print into Transmitter data
ps_cond:
       lbu $a1, ($a0) # load character to print
       addi $a0, $a0, 1 # increment char pointer
       bne $a1, $zero, ps_loop # loop as long as not EndOfString (0x00) found
       ir
             $ra
                                # return from subroutine
```


```
##################################
# print_hex implementation #
#################################
print_hex: # $a0: word (32 bits long) to print
                                # address of hex conversion table
           $a1, hex
       lί
             $v0, 28
                                # printing a word (32 bits)
                                 # per nibble (4 bits = 1 hex character)
                                 # from leftmost to rightmost nibble
ph_loop:
             $k1, 0xFFFF0008
                              # Transmitter control
       andi $k1, $k1, 0x01  # mask (select only the) Ready bit
             $k1, $zero, ph_loop # (busy) loop until ready to print
       srlv $k1, $a0, $v0
                              # shift right logical variable (in reg) amount
                              # mask bits [3:0]
       andi $k1, $k1, 0x0f
       add $k1, $a1, $k1  # use $k1 as index in hex conversion table
       lbu $k1, ($k1)
                              # load that character into $k1
             $k1, 0xFFFF000C  # data (byte) to print into Transmitter data
       addi $v0, $v0, -4 # next nibble (4 bits = 1 hex character)
       bge $v0, $zero, ph_loop # loop until nothing left
                                # return from subroutine
        ir
             $ra
```

```
# Program Entry Point #
        .text
        .qlobl main
main:
        lί
              $a0, 0xFFFF00000 # Receiver control
        lw
              $t0, 0($a0)
        ori
              $t0, 0x02
                              # set bit 1 to enable input interrupts
                              # such a-synchronous I/O (handling of keyboard input in this case)
                              # this is much more efficient than the "polling" we use for output
                              # In particular, it does not "block" the main program if there is no input
               $t0, 0($a0)
                              # update Receiver control
               $t0, $12  # load coprocessor0 Status register
        mfc0
               $t0, 0x01 # set interrupt enable bit
        ori
               $t0, $12 # move into Status register
        mtc0
        li
               $t0, 100
                          # coprocessor0 Compare register
        mtc0
               $t0, $11
                          # value is compared against timer
                          # interrupt when Compare ($11) and Count ($9) match
               $zero, $9 # Count = 0
        mtc0
                          # Count (timer) will be incremented every 10ms
                          # hence, a timeout interrupt will occur after
                          # 100 x 10ms = 1s
                          # This should catch an infinite loop ...
                          \# ... 1s = 1ns \times 10^9
        # try I/O using own syscall
             $a0, 0xFFFF
             $v0, 60
                          # print integer in hexadecimal
        syscall
```

Exception Handling and I/O

```
# divide by zero
              $t0, $t0, $zero
       move $a0, $t0
       li
              $v0, 60 # print integer in hexadecimal
       syscall
              $a0, $t1
       move
              $v0, 60
       li
                           # print integer in hexadecimal
       syscall
        # arithmetic overflow
              $t1, 0x7FFFFFFF
       li
       addi $t1, $t1, 1
       # non-existing memory address -- address error store
              $t2, 124($zero)
       # non-aligned address -- address error load
              $t2, 125($zero)
       # illegal instruction
       #.word OxDEADBEEF # hexspeak, "magic" value on some platforms :)
# infinite loop
forever:
       nop
       nop
        j forever
```

running in MARS



Exception Code (in cause register)


```
Number Name Cause of exception
   0
       Int
             Hardware interrupt pending
       AdEL
            Address Error on Load or instruction fetch
       AdES Address Error on Store
       IBE
             Bus Error on Instruction fetch
       DBE
             Bus Error on Data load or store
   8
       Sys Syscall exception (in MARS only for v_0 > 59)
   9
            Breakpoint (usually used by debuggers)
       Вр
  10
       CpU Coprocessor Unimplemented
  12
            Arithmetic overflow
       \nabla \nabla
  13
       Tr
             Trap
  15
       FPE
             Floating Point Exception
```

System Services (syscall)

	Service	System call code	Arguments	Result	
	print_int	1	\$a0 = integer		
	print_float	2	\$f12 = float		
	print_double	3	\$f12 = double		
	print_string	4	\$a0 = string		
	read_int	5		integer (in \$v0)	
	read_float	6		float (in \$f0)	
	read_double	7		double (in \$f0)	
	read_string	8	\$a0 = buffer, \$a1 = length		
כ	sbrk	9	\$a0 = amount	address (in \$v0)	
	exit	10			
İ	print_char	11	\$a0 = char		
	read_char	12		char (in \$v0)	
	open	13	\$a0 = filename (string), \$a1 = flags, \$a2 = mode	file descriptor (in \$a0)	
	read	14	\$a0 = file descriptor, \$a1 = buffer, \$a2 = length	num chars read (in \$a0)	
	write	15	\$a0 = file descriptor, \$a1 = buffer, \$a2 = length	num chars written (in \$a0)	
	close	16	\$a0 = file descriptor		
	exit2 17		\$a0 = result		

allocate memory on heap

syscall: link with OS



POSIX "Portable Operating System Interface [for Unix]" is the name of a family of related standards specified by the IEEE to define the application programming interface (API), along with shell and utilities interfaces for software compatible with variants of the Unix operating system, although the standard can apply to any operating system.

Link with OS



syscall ASM-level vs. C-level (OS)

Calling conventions

Register	use on input	use on output	Note
\$at	_	(caller saved)	
\$v0	syscall number	return value	
\$v1	_	2nd fd only for pipe(2)	
\$a0 \$a2	syscall arguments	returned unmodified	O32
\$a0 \$a2, \$a4 \$a7	syscall arguments	returned unmodified	N32 and 64
\$a3	4th syscall argument	\$a3 set to 0/1 for success/error	
\$t0 \$t9	_	(caller saved)	
\$s0 \$s8	_	(callee saved)	
\$hi, \$lo	_	(caller saved)	

https://www.linux-mips.org/wiki/Syscall

syscall numbers

Compatibility ABIs

For compatibility ABIs Linux/MIPS obviously follows whatever the native OS is doing. This happens to be similar to what Linux/MIPS is doing or from a historical perspective, Linux/MIPS is following what other, earlier MIPS UNIX implementations were doing.

Syscall number ranges

OS flavor	First	Last	
System V Release 4 flavored syscalls	0	999	
System V syscalls. All flavors of IRIX use this number range as well.	1000	1999	
BSD 4.3 syscalls	2000	2999	
POSIX syscalls			
Linux O32 syscalls	4000	4999	
Linux N64 syscalls	5000	5999	
Linux N32 syscalls	6000	6999	

For the exact syscall numbers for the three Linux ABI, please see <uapi/asm/unistd.h>♂ of your kernel.

syscall numbers

37 #define NR time

38 #define NR mknod

path: root/arch/mips/include/uapi/asm/unistd.h blob: f25dd1d83fb74700b33e4bf2387ebf89ac200f64 (plain) /* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */ 2 /* * This file is subject to the terms and conditions of the GNU General Public * License. See the file "COPYING" in the main directory of this archive * for more details. 6 * Copyright (C) 1995, 96, 97, 98, 99, 2000 by Ralf Baechle * Copyright (C) 1999, 2000 Silicon Graphics, Inc. 9 * Changed system calls macros syscall5 - syscall7 to push args 5 to 7 onto * the stack. Robin Farine for ACN S.A, Copyright (C) 1996 by ACN S.A 11 12 */ 13 #ifndef UAPI ASM UNISTD H #define UAPI_ASM_UNISTD_H 15 #include <asm/sgidefs.h> 16 17 #if MIPS SIM == MIPS SIM ABI32 19 20 21 * Linux o32 style syscalls are in the range from 4000 to 4999. 22 */ 23 #define NR Linux 4000 #define __NR_syscall NR Linux + #define NR statx NR Linux + 366) #define NR exit NR Linux + 1) #define NR rseq NR Linux + 367)#define NR fork NR Linux + 2) #define NR io pgetevents (NR Linux + 368)#define NR read NR Linux + 3) #define NR write NR Linux + 4) 29 #define NR open NR Linux + 5) 30 #define NR close NR Linux + 6) * Offset of the last Linux o32 flavoured syscall 31 #define NR waitpid NR Linux + 7) 32 #define NR creat NR Linux + 8) #define NR Linux syscalls 368 33 #define NR link NR Linux + 9) 34 #define NR unlink #endif /* MIPS SIM == MIPS SIM ABI32 */ NR Linux + 10) 35 #define NR execve NR Linux + 11) 36 #define NR chdir NR Linux + 12)

NR Linux + 13)

NR Linux + 14)

48

syscall from ASM

```
* hello-1.1/Makefile
 * This file is subject to the terms and conditions of the GNU General Public
 * License. See the file "COPYING" in the main directory of this archive
 * for more details.
 * Copyright (C) 1995 by Ralf Baechle
#include <asm/unistd.h>
#include <asm/asm.h>
#include <sys/syscall.h>
#define O RDWR
                              02
        .set
                noreorder
        LEAF(main)
        fd = open("/dev/tty1", 0 RDWR, 0);
                a0,tty
                al.O RDWR
        li
        li
                a2,0
        li
                v0,SYS open
        syscall
                a3,quit
        bnez
        move
                s0, v0
                                                # delay slot
        write(fd, "hello, world.\n", 14);
        move
                a0, s0
                al, hello
        la
        li
                a2,14
                v0,SYS write
        svscall
        close(fd);
                a0, s0
        move
                v0,SYS close
        syscall
quit:
                a0,0
                v0,SYS exit
        li
        syscall
                quit
        nop
        END(main)
        .data
        .asciz "/dev/tty1"
hello: .ascii "Hello, world.\n"
```

recent version

```
#include <regdef.h>
#include <svs/asm.h>
#include <sys/syscall.h>
EXPORT( start)
                noreorder
        .set
        LEAF(main)
        li
                a0,1
        la
                al, hello
        li
                a2.12
                v0, NR write
        syscall
quit:
                a0.0
        li
                v0, NR exit
        syscall
                quit
        nop
        END(main)
        .data
hello: .ascii "Hello world!\n"
```

https://www.linux-mips.org/wiki/Syscall

syscall from C

syscall C-level (OS) vs. ASM-level

```
SYSCALL(2)
                        Linux Programmer's Manual
                                                              SYSCALL(2)
NAME
       syscall - indirect system call
SYNOPSIS
       #include <sys/syscall.h>
                                     /* Definition of SYS * constants */
       #include <unistd.h>
      long syscall(long number, ...);
   Feature Test Macro Requirements for glibc (see
   feature test macros(7)):
       syscall():
           Since glibc 2.19:
                DEFAULT SOURCE
           Before glibc 2.19:
               BSD SOURCE || SVID SOURCE
```

DESCRIPTION to

syscall() is a small library function that invokes the system
call whose assembly language interface has the specified number
with the specified arguments. Employing syscall() is useful, for
example, when invoking a system call that has no wrapper function
in the C library.

syscall() saves CPU registers before making the system call, restores the registers upon return from the system call, and stores any error returned by the system call in errno(3).

Symbolic constants for system call numbers can be found in the header file $<\!sys/syscall.h\!>$.

RETURN VALUE top

The return value is defined by the system call being invoked. In general, a 0 return value indicates success. A -1 return value indicates an error, and an error number is stored in *errno*.

Arch/ABI	Instruction	System call #	Ret val	Ret val2	Error	Notes
alpha	callsys	v0	v0	a4	a3	1, 6
arc	trap0	r8	r0	-	-	
arm/OABI	swi NR	-	r0	-	350	2
arm/EABI	swi 0x0	r7	r0	r1	-	
arm64	svc #0	w8	X0	x1	_	
blackfin	excpt 0x0	P0	R0	-	-	
i386	int \$0x80	eax	eax	edx	-	
ia64	break 0x100000	r15	r8	r9	r10	1, 6
m68k	trap #0	d0	d0	-	-	
microblaze	brki r14,8	r12	r3	-	-	
mips	syscall	V0	V0	v1	a3	1, 6
nios2	trap	r2	r2	-	r7	


Arch/ABI	arg1	arg2	arg3	arg4	arg5	arg6	arg7	Notes
alpha	a0	a1	a2	a3	a4	a5	2	
arc	r0	r1	r2	r3	r4	r5	-	
arm/OABI	r0	r1	r2	r3	r4	r5	r6	
arm/EABI	r0	r1	r2	r3	r4	r5	r6	
arm64	×0	x1	x2	x3	x4	x5	-	
blackfin	R0	R1	R2	R3	R4	R5	-	
i386	ebx	ecx	edx	esi	edi	ebp	-	
ia64	out0	out1	out2	out3	out4	out5	-	
m68k	d1	d2	d3	d4	d5	a0	-	
microblaze	r5	r6	r7	r8	r9	r10	_	
mips/o32	a0	a1	a2	a3	-	-	-	1
mips/n32,64	a0	a1	a2	a3	a4	a5	-	

https://man7.org/linux/man-pages/man2/syscall.2.html

Syscall from C (implementation in ASM)

```
/* MIPS syscall wrappers.
   Copyright (C) 2017-2022 Free Software Foundation, Inc.
   This file is part of the GNU C Library.
   The GNU C Library is free software; you can redistribute it and/or
   modify it under the terms of the GNU Lesser General Public
   License as published by the Free Software Foundation; either
   version 2.1 of the License, or (at your option) any later version.
   The GNU C Library is distributed in the hope that it will be useful,
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
   Lesser General Public License for more details.
   You should have received a copy of the GNU Lesser General Public
   License along with the GNU C Library. If not, see
   <https://www.gnu.org/licenses/>. */
#include <sysdep.h>
#include <sys/asm.h>
        .text
        .set
                nomips16
/* long long int mips syscall5 (long int arg1, long int arg2, long int arg3,
                                  long int arg4, long int arg5,
                                  long int number) */
ENTRY( mips syscall5)
        lw
                v0, 20(sp)
        syscall
                v1, a3
        move
        ir
                ra
END( mips syscall5)
libc hidden def ( mips syscall5)
```

Link with OS: (g)libc



Link with OS: (g) libc

1 Introduction 2 Error Reporting 3 Virtual Memory Allocation And Paging 4 Character Handling 5 String and Array Utilities 6 Character Set Handling 7 Locales and Internationalization 8 Message Translation 9 Searching and Sorting 10 Pattern Matching 11 Input/Output Overview 12 Input/Output on Streams 13 Low-Level Input/Output 14 File System Interface 15 Pipes and FIFOs 16 Sockets 17 Low-Level Terminal Interface 18 Syslog 19 Mathematics 20 Arithmetic Functions 21 Date and Time 22 Resource Usage And Limitation 23 Non-Local Exits 24 Signal Handling 25 The Basic Program/System Interface 26 Processes 27 Inter-Process Communication 28 Job Control 29 System Databases and Name Service Switch 30 Users and Groups 31 System Management 32 System Configuration Parameters 33 Cryptographic Functions 34 Debugging support


35 Threads

38 Tunables

36 Dynamic Linker 37 Internal probes

13 Low-Level Input/Output
13.1 Opening and Closing Files
13.2 Input and Output Primitives
13.3 Setting the File Position of a Descriptor
13.4 Descriptors and Streams
13.5 Dangers of Mixing Streams and Descriptors
13.5.1 Linked Channels
13.5.2 Independent Channels
13.5.3 Cleaning Streams
13.6 Fast Scatter-Gather I/O
13.7 Copying data between two files
13.8 Memory-mapped I/O
13.9 Waiting for Input or Output
13.10 Synchronizing I/O operations
13.11 Perform I/O Operations in Parallel
13.11.1 Asynchronous Read and Write Operations
13.11.2 Getting the Status of AIO Operations
13.11.3 Getting into a Consistent State
13.11.4 Cancellation of AIO Operations
13.11.5 How to optimize the AIO implementation
13.12 Control Operations on Files
13.13 <u>Duplicating Descriptors</u>
13.14 File Descriptor Flags
13.15 File Status Flags
13.15.1 File Access Modes
13.15.2 Open-time Flags
13.15.3 I/O Operating Modes
13.15.4 Getting and Setting File Status Flags
13.16 File Locks
13.17 Open File Description Locks
13.18 Open File Description Locks Example
13.19 Interrupt-Driven Input
13.20 Generic I/O Control operations

Link with OS: booting



https://digital.com/wp-content/uploads/1024px-DEC_PDP-11_20_computer_at_the_Computer_History_Museum.jpg https://www.pdp-11.nl/pdp11-70startpage.html