

Chapter 4

INTRODUCTION

1. Microcontroller families:

- 8bit:

- + 8051 : Intel, Atmel, Philips, Dallas, Analog Devices,...
- + HC11 : Motorola
- + AVR : Atmel
- + PIC : Microchip

- 16bit:

- + 80C196 : Intel
- + 80C166 : Siemens
- + PIC24 : Microchip
- + F24xx : Texas Instruments

- 32bit:

- + HC12 : Motorola
- + ARM : Atmel, Philips, ST, Analog Devices, ...
- + PIC32 : Microchip
- + F28xx : Texas Instruments


2. Outline

2.1. ARM Cortex-M4 (ST STM32F4xx) – STM32F4Discovery



- 1MB Flash, 192KB SRAM
- **ARM 32-bit Cortex™-M4F CPU with FPU, frequency up to 168 MHz**
- Full Speed USB 2.0 Port
- Ethernet LAN 10/100Mb
- 3 Channels 12-bit ADC
- 2 Channels 12-bit DAC
- 2 Channels standard CAN network
- 4 SCI (UART), 3 SPI, 3 I2C
- 8- to 14-bit parallel camera interface up to 54 Mbytes /s
- 16 Channels DMA
- Single 3.3 V power supply

Compiler



2.2. DSP (Texas Instruments TMS320F28335)



- 512KB Flash
- 68KB SRAM
- Operating Speed up to 150 MHz
- **Single-Precision Floating-Point**
- 16 Channels 12-bit A/D
- 18 Channels PWM, 2 Encoder
- 2 Channels standard CAN network
- 3 SCI (UART), 1 SPI, 1 I2C
- Up to 88 IO pins
- 6 Channels DMA
- 1.9-V Core, 3.3-V I/O Design

Compiler

```
void main(void)
{
    volatile boolean_T noErr;
    init_board();

    // Copy InitFlash function code and Flash setup code to RAM
    MemCopy(&RamfuncsLoadStart, &RamfuncsLoadEnd, &RamfuncsRunStart

    // Call Flash Initialization to setup flash waitstates
    // This function must reside in RAM
    InitFlash();
    IMU_Quest_initialize(1);

    /* **starting the model** */
    config_schedulerTimer();
    noErr =
        rtmGetErrorStatus(IMU_Quest_M) == (NULL);
    enable_interrupts();
    while (noErr ) {
        noErr =
            rtmGetErrorStatus(IMU_Quest_M) == (NULL);
    }
}
```

2.3. PC104 (Advantech PCM-3353)




- AMD Geode® LX800, 500 MHz
- Up to 2GB DDR 333MHz
- 4 serial RS-232 ports
- 1 parallel port, SPP/EPP/ECP mode
- Supports AC97 Audio stereo sound
- 4 USB 2.0
- 1 50-pin socket for CF Card type I
- 5-V, 12-V power supply


Compiler

DOS : Watcom C/C++

WIN : Visual C/C++



2.4. Beagle board, Panda board – NVIDIA chip Jetson Nano, TX2, Xavier



Compiler

Linux: Qtopia


Android:....

Chapter 2


ST ARM STM32F4

1. Features:


- Core: ARM 32-bit Cortex™-M4F CPU with FPU, Adaptive real-time accelerator (ART Accelerator™) allowing 0-wait state execution from Flash memory, frequency up to 168 MHz,
- Memories:
 - Up to 1 Mbyte of Flash memory.
 - Up to 192+4 Kbytes of
 - Flexible static memory controller supporting Compact Flash, SRAM,...
- 3×12-bit, 2.4 MSPS A/D converters: up to 24 channels and 7.2 MSPS
- 2×12-bit D/A converters
- General-purpose DMA: 16-stream DMA controller with FIFOs and burst support
- Up to 17 timers: up to twelve 16-bit and two 32-bit timers up to 168 MHz, each with up to 4 IC/OC/PWM or pulse counter and quadrature (incremental) encoder
- Up to 140 I/O ports with interrupt capability
- Up to 15 communication interfaces
 - 3 I2C interfaces (SMBus/PMBus)
 - 4 USARTs
 - 3 SPIs (37.5 Mbits/s)
 - 2 CAN interfaces (2.0B Active)
 - SDIO interface
- Advanced connectivity
 - USB 2.0 full-speed device/host/OTG controller
 - 10/100 Ethernet MAC
- 8- to 14-bit parallel camera interface up to 54 Mbytes/s



2. Memory map:





- Multi-AHB Matrix




- + **S0: I-bus**: is used by the core to fetch instructions.
- + **S1: D-bus** is used by the core for literal load and debug access.
- + **S2: S-bus** is used to access data located in a peripheral or in SRAM. Instructions may also be fetch on this bus (less efficient than ICode).
- + **S3, S4: DMA memory bus** is used by the DMA to perform transfer memories.
- + **S5: DMA peripheral bus** is used by the DMA to access AHB peripherals or to perform memory-to-memory transfers.
- + **S6: Ethernet DMA bus** is used by the Ethernet DMA to load/store data
- + **S7: USB OTG HS DMA bus** is used by the USB OTG DMA to load/store data
- + **AHB/APB bridges (APB)**: 2 AHB/APB bridges, APB1 and APB2, provide full synchronous connections between the AHB and the two APB buses, allowing flexible selection of the peripheral frequency.

3. Pinouts:






4. Power control:




- The device requires a 1.8-to-3.6 V operating voltage supply (V_{DD}). An embedded linear voltage regulator is used to supply the internal 1.2 V digital power.
- The real-time clock (RTC), the RTC backup registers, and the backup SRAM (BKP SRAM) can be powered from the V_{BAT} voltage when the main V_{DD} supply is powered off.

5. Reset and clock control:



- A system reset is generated when one of the following events occurs:
 1. A low level on the NRST pin (external reset)
 2. Window watchdog end of count condition (WWDG reset)
 3. Independent watchdog end of count condition (IWDG reset)
 4. A software reset (SW reset) (see [Software reset](#))
 5. Low-power management reset (see [Low-power management reset](#))



6. General purpose IOs (GPIO)

Port	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
	SYS	TIM1/2	TIM3/4/5	TIM8/9/10/11	I2C1/2/3	SPI1/SPI2/ I2S2/I2S2ext	SPI3/I2Sext/ I2S3	USART1/2/3/ I2S3ext
PA0		TIM2_CH1 TIM2_ETR	TIM5_CH1	TIM8_ETR				USART2_CTS
PA1		TIM2_CH2	TIM5_CH2					USART2_RTS
PA2		TIM2_CH3	TIM5_CH3	TIM9_CH1				USART2_TX
PA3		TIM2_CH4	TIM5_CH4	TIM9_CH2				USART2_RX
PA4						SPI1_NSS	SPI3_NSS I2S3_WS	USART2_CK
PA5		TIM2_CH1 TIM2_ETR		TIM8_CH1N		SPI1_SCK		
PA6		TIM1_BKIN	TIM3_CH1	TIM8_BKIN		SPI1_MISO		
PA7		TIM1_CH1N	TIM3_CH2	TIM8_CH1N		SPI1_MOSI		
PA8	MCO1	TIM1_CH1			I2C3_SCL			USART1_CK
PA9		TIM1_CH2			I2C3_SMBA			USART1_TX

Port	AF9	AF10	AF11	AF12	AF13	AF014	AF15
	CAN1/CAN2/ TIM12/13/14	OTG_FS/ OTG_HS	ETH	FSMC/SDIO/ OTG_FS	DCMI		
PA0			ETH_MII_CRD				EVENTOUT
PA1			ETH_MII_RX_CLK ETH_RMII_REF_CLK				EVENTOUT
PA2			ETH_MDIO				EVENTOUT
PA3		OTG_HS_ULPI_D0	ETH_MII_COL				EVENTOUT
PA4				OTG_HS_SOF	DCMI_HSYNC		EVENTOUT
PA5		OTG_HS_ULPI_CK					EVENTOUT
PA6	TIM13_CH1				DCMI_PIXCK		EVENTOUT
PA7	TIM14_CH1		ETH_MII_RX_DV ETH_RMII_CRD_DV				EVENTOUT
PA8		OTG_FS_SOF					EVENTOUT
PA9					DCMI_D0		EVENTOUT

- IO port control registers: GPIOx_MODER, GPIOx_OTYPER, GPIOx_OSPEEDR, GPIOx_PUPDR (x = A-I)
- I/O port data registers: GPIOx_IDR, GPIOx_ODR, GPIOx_BSRR
- I/O function: GPIOx_AFR1, GPIO_AFRH

Table 6. Alternate function mapping

Port	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8
	SYS	TIM1/2	TIM3/4/5	TIM8/9/10/11	I2C1/2/3	SPI1/SPI2/ I2S2/I2S2ext	SPI3/I2Sext/ I2S3	USART1/2/3/ I2S3ext	UART4/5/ USART6
PA0		TIM2_CH1 TIM2_ETR	TIM5_CH1	TIM8_ETR				USART2_CTS	UART4_TX
PA1		TIM2_CH2	TIM5_CH2					USART2_RTS	UART4_RX
PA2		TIM2_CH3	TIM5_CH3	TIM9_CH1				USART2_TX	
PA3		TIM2_CH4	TIM5_CH4	TIM9_CH2				USART2_RX	
PA4						SPI1_NSS	SPI3_NSS I2S3_WS	USART2_CK	
PA5		TIM2_CH1 TIM2_ETR		TIM8_CH1N		SPI1_SCK			
PA6		TIM1_BKIN	TIM3_CH1	TIM8_BKIN		SPI1_MISO			
PA7		TIM1_CH1N	TIM3_CH2	TIM8_CH1N		SPI1_MOSI			
PA8	MCO1	TIM1_CH1			I2C3_SCL			USART1_CK	
PA9		TIM1_CH2			I2C3_SMBA			USART1_TX	

Ví dụ: Cấu hình các chức năng:

UART: UART2: PA2, PA3
 SPI: SPI1: PA4 – PA7
 DI: PA8
 DO: PA9

1. Cho phép xung clock:

```

RCC_AHB1ENR |=          // Cho phép Port A
                        // GPIOAEN = 1

RCC_APB1ENR |=          // UART2, SPI1
RCC_APB2ENR |=          // UART2, SPI1
  
```

2. Cấu hình chức năng ngoại vi:

```

GPIOA_MODER |=
GPIOA_AFRH |=          // UART2 AF
GPIOA_AFRL |=          // SPI1 AF
  
```

3. Cấu hình điện trở, lọc ngõ ra:

```

GPIOA_OTYPER |=
GPIOA_OSPEEDR |=
GPIOA_PUPDR |=
  
```

* Xuất giá trị ra port

- Thanh ghi GPIOA_ODR

// PA9 = 1

GPIOA_ODR =

// PA9 = 0

GPIOA_ODR =

- Thanh ghi GPIOA_BSRR

// PA9 = 1

GPIOA_BSRR =

//PD9 = 0

GPIOA_BSRR =

* Đọc port PA8

- Thanh ghi GPIOA_IDR

// Đọc cả Port A

a = GPIOA_IDR;

// Đọc PA8

a = GPIOA_IDR