


CONTENT


Page	Index
1	Cover Page
2	Block Diagram
3	Project Architecture
4	USB-PD Source Controller
5	Board Connector and Supplies
6	Power - Sequencing
7	Revision History
8
9
10
11
12
13
14
15
16
17
18
19
20

PCB PREVIEW

TOP VIEW



BOTTOM VIEW



COMMENT GUIDELINES

General comments are black, 50 mil size

Design notes and guidelines are blue, 50 mil size


Layout instructions are red, 50 mil size

NOTES

Not fitted components are marked as X


	Board Name:	Project Name:	
	PDNode-600	PDCard-4242	
	File Name:	Revision:	Variant:
	PDNode-PDCard-4242.kicad_sch	1.0.0	Pro
Sheet Title:	Company:	Designer:	Size:
Root	DvidMakesThings	David Sipos Reviewer:	A3
			Sheet: 1 of 7

[2] Block Diagram



 DMT Date: 2026-01-31	Board Name: PDNode-600	Project Name: PDCard-4242		
	File Name: Block Diagram.kicad_sch	Revision: 1.0.0 Variant: Pro		
Sheet Title: Block Diagram	Company: DvidMakesThings	Designer: David Sipos Reviewer:	Size: A3	Sheet: 2 of 7
6	7	8	F	


Block Diagram




	Board Name: PDNode-600	Project Name: PDCard-4242
Date: 2025-01-12	File Name: Project Architecture.kicad_sch	Revision: 1.0.0 Variant: Pro
Sheet Title: Project Architecture	Company: DvidMakesThings	Designer: David Sipos Reviewer:
		Size: A3
		Sheet: 3 of 7

USB-PD SOURCE CONTROLLER

INA219BIDCNT CURRENT MEASUREMENT




MPQ4242 PD SOURCE CONTROLLER



	Board Name: PDNode-600	Project Name: PDCard-4242
Date: 2025-01-12	File Name: usb_pd_source_controller.kicad_sch	Revision: 1.0.0 Variant: Pro
Sheet Title: USB-PD Source Controller	Company: DvidMakesThings	Designer: David Sipos Reviewer:
		Size: A3 Sheet: 4 of 7

BOARD CONNECTOR AND SUPPLIES


+5V to 3.3V PMIC




3.3V setpoint (FB divider):
 Datasheet "Setting the Output Voltage"
 formula: $V_{out} = V_{fb} * (1 + R_1/R_2)$, $V_{fb} = 0.8V$.

Chosen 1% values: R2 = 2.40k, R1 = 7.50k.
 Result: Vout = 0.8 * (1 + 7.5/2.4) = 3.300V nominal.
 R2 kept <= 4k to stay well under the datasheet's 4.99k guideline


ENABLE STATUS



PCIE-X1 BOARD EDGE CONNECTOR




DEVICE ID EEPROM




ID EEPROM is not included, but keeping the footprint if it's necessary for later

DEBUG POWER CONNECTOR




MOUNTING HOLES



 DMT <small>Date: 2025-01-12</small>	Board Name:	PDNode-600	Project Name:	
	File Name:	board_connector.kicad_sch	Revision:	Variant:
			1.0.0	Pro
Sheet Title:	Company:	Designer: David Sipos	Size:	Sheet:
Board Connector and Supplies	DvidMakesThings	Reviewer:	A3	5 of 7

[6] Power - Sequencing



Date: 2025-01-12

Board Name:
PDNode-600

Project Name:
PDCard-4242

File Name:
Power - Sequencing.kicad_sch

Revision: 1.0.0
Variant: Pro

Sheet Title:
Power - Sequencing

Company: DvidMakesThings
Designer: David Sipos
Reviewer:

Size: A3

Sheet: 6 of 7

A

A

B

B

C

C

D

D

E

E

F

F

Revision History

DATE	REVISION	RESPONSIBLE	CHANGE
25.02.2026	1.0.0	DMT	INITIAL CREATION



Date: 2025-01-12

Board Name:
PDNode-600

Project Name:
PDCard-4242

File Name:
Revision History.kicad_sch

Revision: 1.0.0
Variant: Pro

Sheet Title:
Revision History

Company:
DvidMakesThings

Designer:
David Sipos

Reviewer:
A3

Size: A3
Sheet: 7 of 7