


Practical-9

AIM: To design and test 4-bit parallel adder / Subtractor.

APPARATUS : Logisim simulator.

THEORY:

Parallel Adder – A single full adder performs the addition of two one bit numbers and an input carry. But a Parallel Adder is a digital circuit capable of finding the arithmetic sum of two binary numbers that is greater than one bit in length by operating on corresponding pairs of bits in parallel. It consists of full adders connected in a chain where the output carry from each full adder is connected to the carry input of the next higher order full adder in the chain. A n bit parallel adder requires n full adders to perform the operation. So for the two-bit number, two adders are needed while for four bit number, four adders are needed and so on. Parallel adders normally incorporate carry look ahead logic to ensure that carry propagation between subsequent stages of addition does not limit addition speed.




Working of parallel Adder –

1. As shown in the figure, firstly the full adder FA_1 adds A_1 and B_1 along with the carry C_1 to generate the sum S_1 (the first bit of the output sum) and the carry C_2 which is connected to the next adder in chain.
2. Next, the full adder FA_2 uses this carry bit C_2 to add with the input bits A_2 and B_2 to generate the sum S_2 (the second bit of the output sum) and the carry C_3 which is again further connected to the next adder in chain and so on.
3. The process continues till the last full adder FA_n uses the carry bit C_n to add with its input A_n and B_n to generate the last bit of the output along last carry bit C_{out} .

Parallel Subtractor –


A Parallel Subtractor is a digital circuit capable of finding the arithmetic difference of two binary numbers that is greater than one bit in length by operating on corresponding pairs of bits in parallel. The parallel subtractor

can be designed in several ways including combination of half and full subtractors, all full subtractors or all full adders with subtrahend complement input.




Working of Parallel Subtractor –

1. As shown in the figure, the parallel binary subtractor is formed by combination of all full adders with subtrahend complement input.
2. This operation considers that the addition of minuend along with the 2's complement of the subtrahend is equal to their subtraction.
3. Firstly the 1's complement of B is obtained by the NOT gate and 1 can be added through the carry to find out the 2's complement of B. This is further added to A to carry out the arithmetic subtraction.
4. The process continues till the last full adder FAn uses the carry bit C_n to add with its input A_n and 2's complement of B_n to generate the last bit of the output along last carry bit C_{out}



Exercise:

Make circuit for 5- bit Subtractor.

**Conclusion –**

The design and testing of the 4-bit parallel adder/subtractor confirmed its ability to perform both addition and subtraction operations efficiently, making it a crucial component in digital arithmetic circuits.