Verilog Tutorial Sequential Logic & FSM

Shutha Pulendran October 24, 2016

Verilog Recap

- Verilog is a hardware description language
- Module describes logic circuit
- Wire an internal connection within a module
- Top-level module the largest module that contains all of the circuits
- Module instantiation used for multiple submodules
- Verilog is case sensitive
- Defining constants and bus structures
- Behavioural Verilog using always block
 - Using if ... else statements
 - Using case statements
 - Using reg for always block output

Positive-Edge Trigged D Flip-Flop

Q~reg0


PRE

ENA


CLR

- Use <= for edge-triggered always block
- Use = for always (*) block

Negative-Edge Triggered D Flip-Flop




Review - Reset Notation




from course notes


D Flip-Flop with Asynchronous Reset



D Flip-Flop with Enable and Asynchronous reset



Verilog Code ?



Solution 1 - Using Module Instantiation

```
module main_circuit1 (input clk, input reset_n, input [1:0] in, output out);

wire q1, q2, and_out;

d_ff ff1(.clk(clk), .d(in[0]), .reset_n(reset_n), .Q(q1));
d_ff ff2(.clk(clk), .d(in[1]), .reset_n(reset_n), .Q(q2));
d_ff ff3(.clk(clk), .d(and_out), .reset_n(reset_n), .Q(out));

assign and_out = q1 & q2;
endmodule
```

Solution 2 - Using two always block

```
module main circuit2 (input clk, input [1:0] in, input reset n, output reg out);
reg [1:0] Q; // For the output of the first two flipflops
wire and out; // for the and gate output
  always @ (posedge clk, negedge reset n) // the first two flipflops
      begin
        if(reset n==1'b0)
                 0 <= 2'b00;
        else
                 Q \ll in;
      end
  always @ (posedge clk, negedge reset n) // the last flipflop
      begin
        if(reset n==1'b0)
                 out <= 1'b0;
        else
                 out <= and out;
      end
  assign and out = Q[0] \& Q[1];
endmodule
```

Solution 3 - Using one always block

```
module main circuit3 (input clk, input [1:0] in, input reset n, output reg out);
reg [1:0] Q; // For the output of the first two flipflops
wire and out; // for the and gate output
  always @ (posedge clk or negedge reset n) // Implement all flipflops in one
always block. Note all flipflops have the same clock and reset n signals
      begin
         if(reset n==1'b0)
                 begin
                      0 <= 2'b00;</pre>
                      out <= 1'b0;
                  end
         else
                  begin
                      0 <= in;</pre>
                      out <= and out;
                  end
      end
  assign and out = Q[0] \& Q[1];
endmodule
```

Solution 3 - Another Variation

```
module main circuit4 (input clk, input [1:0] in, input reset n, output out);
reg [2:0] Q; // For the output of all flipflops
wire and out; // for the and gate output
  always @ (posedge clk, negedge reset n) // Implement all flipflops in one
always block
      begin
        if(reset n==1'b0)
                 0 <= 3'b000;</pre>
         else
                 Q <= {and out, in};</pre>
      end
  assign out = Q[2];
  assign and out = Q[0] \& Q[1];
endmodule
```

Combinational Vs. Sequential

Combinational Logic

- Use always@(*) block
- Use blocking assignments using = operator
- All cases must be specified inside the always block, e.g., case statement must contain a default statement

Sequential Logic


- Use edge-triggered always block, i.e., always@(posedge..), always@(negedge...)
- Use non-blocking assignments using <= operator

ORDERING OF always blocks DOES NOT MATTER!!!

Important Verilog Tips

- Don't use posedge and negedge for the same signal inside an always block, e.g., always@(posedge clk, negedge clk)
- Don't define multiple always blocks assigning values to the same reg
- Don't mix blocking (=) and nonblocking (<=)
 assignments within the same always block
- You can use spacers for constants for clarity, e.g., 8'b1001_0001

Review - Finite State Machines



Source: MIT Course Notes, 2012

FSM Design Procedure

- 1. Draw state diagram and state transition table
- 2. State Assignment
- 3. Minimize logic and circuit design (not required for some type of Verilog implementation)
- 4. Implement the design in Verilog

Example: Vending machine FSM

- Let's build a simple vending machine
 - User can put in a nickel (5¢) or a dime (10¢)
 - The cost of the pop is 10¢
 - Dispense the pop when the amount entered is sufficient (10¢ or more), and produce appropriate change if necessary.




Inputs and Outputs

- Inputs: {Nickel (N), Dime (D)}
 - N=1 for Nickel, input -> 10
 - D=1 for Dime, input -> 01
 - Both N and D will never be 1 at the same time (Don't care)
- Outputs: {Dispensing the pop (P), change (C)}
 - □ P=1 will trigger mechanism for dispensing pop
 - C=1 will trigger mechanism for dispensing change
 - Dispense pop only, output -> 10
 - Dispense change only, output -> 01
 - Dispense both , output -> 11

State Diagram
Moore Type

Inputs: $\{N, D\}$ Nickel =5¢, Dime = 10¢Outputs: $\{P, C\}$



State Table - Moore Type

Present		Next		Q_1Q_0	00	01	11	10
State $(Q_1 \ Q_0)$	Input {N,D}	State $(D_1 \ D_0)$	Output {P,C}	00	0	1	X	0
	00	S0 (00)		01	0	1	X	1
S0 (00)	01	S10 (10)	00		0	1	X	0
	10	S5 (01)		11	U		Λ	U
	00	S5 (01)		10	0	1	X	0
S5 (01)	01	S15 (11)	00	\ NI				
	10	S10 (10)		Q_1Q_0	00	01	11	10
	00	S0 (00)		00	0	0	X	1
S10 (10)	01	S10 (10)	10	0.1	1	1	X	0
	10	S5 (01)		01				
	00	S0 (00)		11	0	0	X	1
S15 (11)	01	S10 (10)	11	10	0	0	X	1
	10	S5 (01)						
								20

Logic Expressions

$$D_1 = D + NQ_0\overline{Q}_1$$

Next States

$$D_0 = NQ_1 + N\overline{Q}_0 + \overline{N}\overline{Q}_1Q_0$$

$$P = Q_1$$

$$C = Q_1Q_0$$

Outputs

Verilog - Solution 1

```
module vending machine (input N, input D, input reset n, input clk,
output P, output C);
wire [1:0] next state;
reg [1:0] present state;
always @ (posedge clk, negedge reset n) // Implement flipflops in one
always block.
      begin
        if(reset n==1'b0)
                 present state <= 2'b00;</pre>
        else
                 present state <= next state;</pre>
      end
// Implement combinational logic (logic expressions)
assign next state[1] = D | (N & present state[0] & ~ present state[1]);
assign next state[0] = (N & present state[1]) | (N & ~present state[0])
                        | (~N & present state[1] & present state[0]);
assign P = present state[1];
assign C = present state[1] & present state[0];
endmodule
```

Solution 2

```
module vending machine2(input N, input
D, input clk, input reset n, output P,
output C);
reg [1:0] next state, present state;
//Define states and state names
localparam [1:0] S0 = 2'b00, S5 =
2'b01 , S10 = 2'b10 , S15 = 2'b11;
//Implement next states (combinational)
always @ (*)
begin
case (present state)
  S0: begin
     if ({N,D}== 2'b00)
        next state = S0;
     else if ({N,D}== 2'b01)
        next state = S10;
     else
        next state = S5;
     end
  S5: begin
      if (\{N,D\} == 2'b00)
        next state = S5;
      else if ({N,D}== 2'b01)
        next state = S15;
      else
        next state = S10;
      end
```

```
S10: begin
      if ({N,D}== 2'b00)
        next state = S0;
      else if ({N,D}== 2'b01)
        next state = S10;
      else
       next state = S5;
      end
S15: begin
       if ({N,D}== 2'b00)
        next state = S0;
       else if ({N,D}== 2'b01)
        next state = S10;
       else
        next state = S5;
      end
endcase //end of case
end //end of always@(*)
// Implement flip-flops (sequential)
always @(posedge clk, negedge reset n)
      begin
        if(reset n==1'b0)
          present state <= S0;
        else
         present state <= next state;</pre>
      end
//Note ordering of combinational and
sequential always blocks does not
matter
```

Solution 2 - Cont'd

How did we handle the don't cares when input ({N,D}) is 2'b11 ?

Stretch Your Thinking

Handling don't cares when {N,D} = 2'b11

```
S15: begin
    if ({N,D}== 2'b00)
        next_state = S0;
    else if ({N,D}== 2'b01)
        next_state = S10;
    else
        next_state = S5;
    end
```




```
S15: begin
    if ({N,D}== 2'b00)
        next_state = S0;
    else if ({N,D}== 2'b01)
        next_state = S10;
    else if ({N,D}== 2'b10)
        next_state = S5;
    else
        next_state = S0; // assign
to initial state (reset state)
    end
```

```
localparam [1:0] SX = 2'bxx; //
define don't care state
S15: begin
    if ({N,D}== 2'b00)
        next_state = S0;
    else if ({N,D}== 2'b01)
        next_state = S10;
    else if ({N,D}== 2'b10)
        next_state = S5;
    else
        next_state = SX; // assign
to don't care state
    end
```

Is SX really an
additional state?

Additional Coding Styles

```
//Example shown before
S15: begin
    if ({N,D}== 2'b00)
        next_state = S0;
    else if ({N,D}== 2'b01)
        next_state = S10;
    else if ({N,D}== 2'b10)
        next_state = S5;
    else
        next_state = S0;
    end
```






Summary

- Combinational always block Vs. Sequential always block
- FSM design example
 - Assigning and using state labels
 - Handling don't care states
 - Different coding styles

Appendix

Mealy Type FSM for the Vending Machine

Mealy Type State Diagram Inputs: {N, D}
Nickel =5¢, Dime = 10¢
Outputs: {P, C}



State Table (Mealy)

Present State $(Q_1 \ Q_0)$	Input {N,D}	Next State $(D_1 D_0)$	Output {P,C}
S0 (00)	00	S0 (00)	00
	01	S10 (10)	10
	10	S5 (01)	00
S5 (01)	00	S5 (01)	00
	01	S15 (11)	11
	10	S10 (10)	10
S10 (10)	00	S0 (00)	00
	01	S10 (10)	10
	10	S5 (01)	00
	00	S0 (00)	00
S15 (11)	01	S10 (10)	10
	10	S5 (01)	00

ND	00	01	11	10
00	0	1	X	0
01	0	1	X	1
11	0	1	Х	0
10	0	1	X	0
Q_1Q_0	D 00	01	11	10
		01	11	10
Q_1Q_0	00			
Q ₁ Q ₀	00	0	X	1

Logic Expressions

$$D_1 = D + NQ_0\overline{Q}_1$$

Next States

$$D_0 = NQ_1 + N\overline{Q}_0 + \overline{N}\overline{Q}_1Q_0$$

$$P = D + NQ_0\overline{Q}_1 = D_1$$

$$C = DQ_1Q_0$$

Outputs

Verilog - Solution 1 (Mealy)

```
module vending machine (input N, input D, input reset n, input clk,
output P, output C);
wire [1:0] next state;
reg [1:0] present state;
always @ (posedge clk, negedge reset n) // Implement flipflops in one
always block.
      begin
        if(reset n==1'b0)
                 present state <= 2'b00;</pre>
        else
                 present state <= next state;</pre>
      end
// Implement combinational logic (logic expressions)
assign next state[1] = D | (N & present state[0] & ~ present state[1]);
assign next state[0] = (N & present state[1]) | (N & ~present state[0])
                        | (~N & present state[1] & present state[0]);
assign P = D \mid (N \& present state[0] \& \sim present state[1]);
assign C = D & ~present state[1] & present state[0];
endmodule
```

Verilog Solution 2 (Mealy)

```
module vending machine2 (input N, input D, input clk, input reset n,
output reg P, output reg C);
reg [1:0] next state, present state;
//Define states and state names
localparam [1:0] S0 = 2'b00, S5 = 2'b01, S10 = 2'b10, S15 = 2'b11;
//Implement next states and outputs(combinational)
always @ (*)
begin
case (present state)
 S0: begin
        case ({N,D})
         2'b00 : begin next state = S0; {P,C} = 2'b00; end
         2'b01 : begin next state = S10; {P,C} = 2'b10; end
         2'b10 : begin next state = S5; {P,C} = 2'b00; end
        default: begin next state = S0; {P,C} = 2'b00; end
        endcase
     end
S5: begin
        case ({N,D})
         2'b00 : begin next state = S0; {P,C} = 2'b00; end
         2'b01 : begin next state = S15; {P,C} = 2'b11; end
         2'b10 : begin next state = S10; {P,C} = 2'b10; end
        default: begin next state = S0; {P,C} = 2'b00; end
        endcase
     end
```

Solution 2 - Cont'd (Mealy)

```
S10: begin
        case ({N,D})
         2'b00 : begin next state = S0; {P,C} = 2'b00; end
         2'b01 : begin next state = S10; {P,C} = 2'b10; end
         2'b10 : begin next state = S5; {P,C} = 2'b00; end
        default: begin next state = S0; {P,C} = 2'b00; end
        endcase
     end
S15: begin
        case ({N,D})
         2'b00 : begin next state = S0; {P,C} = 2'b00; end
         2'b01 : begin next state = S10; {P,C} = 2'b10; end
         2'b10 : begin next state = S5; {P,C} = 2'b00; end
        default: begin next state = S0; {P,C} = 2'b00; end
        endcase
     end
endcase //end of case
end //end of always@(*)
// Implement flip-flops (sequential)
always @ (posedge clk, negedge reset n)
     begin
        if(reset n==1'b0)
         present state <= S0;</pre>
        else
         present state <= next state;</pre>
      end
endmodule
```