



AHB-Lite GPIO Block

Overview

This is a simple general-purpose input-output (GPIO) block, designed to be a slave on an AHB-Lite bus. The block provides two 16-bit output ports and two 16-bit input ports.

Programmer's Model

The GPIO block presents four 32-bit registers to the processor, as shown in the table below. Byte and half-word writes are supported. Only the rightmost 16 bits in each register are active, others will be ignored on write and will read as 0.

| Register | Relative Address | Access | Description |
|----------|------------------|--------|---|
| out0 | 0x0 | R/W | Value written to bits 15:0 appears on gpio_out0 port, and can be read back from the register (not from the port). |
| out1 | 0x4 | R/W | As above, but for the gpio_out1 port. |
| in0 | 0x8 | R | Read gives the value on gpio_in0 port, synchronised with the bus clock, as bits 15:0. |
| in1 | 0xC | R | As above, but for the gpio_in1 port. |

Implementation

The RTL diagram is shown below. This hardware is described in Verilog in the file `AHBgpio.v` and a simple testbench is provided as `TB_AHBgpio.v`.

All registers operate on the bus clock, with synchronous active-low reset. External inputs are assumed asynchronous and are synchronised using pairs of flip-flops, to minimise risk.

Registers hold the relevant bits of the address and size control signals from the address phase of each bus transaction, for use in the data phase. A write enable signal is generated during the address phase, and held for use in the data phase.

The output data registers are implemented as pairs of 8-bit registers, to allow individual byte writes. The byte enable logic is shown in the table below. The `byteWrite` signals are combined with address decoding to enable the appropriate registers.

| Transfer Size | rWrite | rHSIZE [1:0] | rHADDR [1:0] | byteWrite | Description |
|---------------|--------|--------------|--------------|-----------|-----------------------------------|
| Word | 1 | 10 | 00 | 11 | Word transfer, write both bytes |
| Half | 1 | 01 | 00 | 11 | Lower half-word, write both bytes |
| Byte | 1 | 00 | 00 | 01 | Lowest byte, write low byte only |
| Byte | 1 | 00 | 01 | 10 | Next byte, write high byte only |
| ? | ? | ?? | ?? | 00 | Ignore all other combinations |

A read multiplexer selects the required 16-bit value for read transfers, based on the held address bits. This is combined with 16 zero bits to give a 32-bit read value. The size of the read transfer is ignored – the bus master is responsible for selecting the relevant bits of the 32-bit signal.

No wait states are needed, so HREADYOUT is always 1.

