


Class Activity 2

$$Y = (A' \cdot B \cdot C') + (B' \cdot C') + (A \cdot B \cdot C)$$



A	B	C	Y
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

Design:

```

1 library IEEE;
2 use IEEE.std_logic_1164.all;
3
4 -- ENTITY
5 entity Circuit_Y is
6 port(
7   A, B, C: in std_logic;
8   Y: out std_logic);
9 end Circuit_Y;
10
11 -- ARCHITECTURE
12 architecture dataflow of Circuit_Y is
13   signal and1, and2, and3, or1: std_logic;
14 begin
15     and1 <= not(A) and B and not(C);
16     and2 <= not(B) and not(C);
17     and3 <= A and B and C;
18     or1 <= and1 or and2 or and3;
19     Y <= or1;
20 end dataflow;

```

Testbench:

```

1 library IEEE;
2 use IEEE.std_logic_1164.all;
3
4 -- TESTBENCH ENTITY
5 entity testbench is
6 --empty
7 end testbench;
8
9 architecture tb of testbench is
10 -- DUT COMPONENT
11 component Circuit_Y is
12 port(
13   A, B, C: in std_logic;
14   Y: out std_logic);
15 end component;
16
17 signal A_IN, B_IN, C_IN, Y_OUT : std_logic;
18
19 begin
20
21 -- CONNECT DUT
22 DUT: Circuit_Y port map(A_IN, B_IN, C_IN, Y_OUT);
23
24 process
25 begin
26   A_IN <='0';
27   B_IN <='1';
28   C_IN <='0';
29   wait for 1 ns;
30
31   A_IN <='0';
32   B_IN <='1';
33   C_IN <='1';
34   wait for 1 ns;
35
36   A_IN <='1';
37   B_IN <='1';
38   C_IN <='0';
39   wait for 1 ns;
40
41   A_IN <='1';
42   B_IN <='0';
43   C_IN <='0';
44   wait for 1 ns;
45
46   A_IN <='1';
47   B_IN <='1';
48   C_IN <='1';
49   wait for 1 ns;
50
51   -- CLEAR INPUTS
52   A_IN <='0';
53   B_IN <='0';
54   C_IN <='0';
55   wait;
56 end process;
57 end tb;

```


Wave:



Observation:

Wave and Truth Table are the same for the given test cases (010, 011, 110, 100, 111), Implementation successful. The trickiest part was organizing the circuit, logically really helped with and helped me plan out how my circuit was going to be written in VHDL

$$F(W,X,Y,Z) = WXYZ + W'XY'Z + WX'YZ' + W'X'Y'Z'$$



Design:

```
1 library IEEE;
2 use IEEE.std_logic_1164.all;
3
4 -- ENTITY
5 entity Circuit_F is
6 port(
7     W, X, Y, Z: in std_logic;
8     F: out std_logic);
9 end Circuit_F;
10
11 -- ARCHITECTURE
12 architecture dataflow of Circuit_F is
13 signal and1, and2, and3, and4, or1: std_logic;
14 begin
15     and1 <= W and X and Y and Z;
16     and2 <= not(W) and X and not(Y) and Z;
17     and3 <= W and not(X) and Y and not(Z);
18     and4 <= not(W) and not(X) and not(Y) and not(Z);
19     or1 <= and1 or and2 or and3 or and4;
20     F <= or1;
21 end dataflow;
```

Testbench:

```
1 library IEEE;
2 use IEEE.std_logic_1164.all;
3
4 -- TESTBENCH ENTITY
5 entity testbench is
6 --empty
7 end testbench;
8
9 architecture tb of testbench is
10 -- DUT COMPONENT
11 component Circut_F is
12 port(
13     W, X, Y, Z: in std_logic;
14     F: out std_logic);
15 end component;
16
17 signal W_IN, X_IN, Y_IN, Z_IN, F_OUT : std_logic;
18
19 begin
20 -- CONNECT DUT
21 DUT: Circut_F port map(W_IN, X_IN, Y_IN, Z_IN, F_OUT);
22
23 process
24 begin
25     W_IN <= '1';
26     X_IN <= '0';
27     Y_IN <= '1';
28     Z_IN <= '0';
29     wait for 1 ns;
30
31     W_IN <= '1';
32     X_IN <= '0';
33     Y_IN <= '1';
34     Z_IN <= '1';
35     wait for 1 ns;
36
37     W_IN <= '1';
38     X_IN <= '1';
39     Y_IN <= '0';
40     Z_IN <= '1';
41     wait for 1 ns;
42
43     W_IN <= '1';
44     X_IN <= '0';
45     Y_IN <= '0';
46     Z_IN <= '1';
47     wait for 1 ns;
48
49     W_IN <= '1';
50     X_IN <= '1';
51     Y_IN <= '0';
52     Z_IN <= '0';
53     wait for 1 ns;
54
55     -- CLEAR INPUTS
56     W_IN <= '0';
57     X_IN <= '0';
58     Y_IN <= '0';
59     Z_IN <= '0';
60     wait;
61 end process;
62 end tb;
```

Wave:



Observation:

Wave and Truth Table are the same for the given test cases (1010, 1011, 1101, 1001, 1100), Implementation successful. Starting to get a bit messy now with four inputs but once again logically.ly really helped me organize and map the circuit.