
Half Adder



Design:

```
1 library IEEE;
2 use IEEE.std_logic_1164.all;
5 entity HalfAdder is
6 port(
     a: in std_logic;
     b: in std_logic;
    sum: out std_logic;
carry: out std_logic);
9
10
11 end HalfAdder;
12
13 -- ARCHITECTURE
14 architecture dataflow of HalfAdder is
16
      sum <= a xor b;
       carry <= a and b;
17
18 end dataflow;
```

Testbench:


```
1 library IEEE;
2 use IEEE.std_logic_1164.all;
3
  4 -- TESTBENCH ENTITY
  5 entity testbench is
6 --empty
7 end testbench;
9 architecture tb of testbench is
10 -- DUT COMPONENT
 11 component HalfAdder is
11 Component 12 port(
12 a: in std_logic;
14 b: in std_logic;
15 sum: out std_logic;
16 carry: out std_logic);
17 carronant:
                                                                                                    aIN <='1';
                                                                                36
 16 carry: out
17 end component;
                                                                                                  bIN <= '0';
                                                                                37
                                                                                                   wait for 1 ns;
                                                                                38
 19 signal aIN, bIN, SUM, CARRY: std_logic;
19 signal aIN, bIN, SUM, CARRY: std_logic; 39
20 begin 40
22 -- CONNECT DUT
24 DUT:HalfAdder port map(aIN, bIN, SUM, CARRY); 42
25 process 43
26 process 43
27 begin 44
28 aIN <='0'; bIN <='0':
                                                                                 39
                                                                                                    aIN <='1';
                                                                                                  bIN <='1';
                                                                                                    wait for 1 ns;
                                                                                                     -- CLEAR INPUTS
          begin

aIN <='0';

bIN <='0';

wait for 1 ns;
                                                                                                     aIN <='0';
                                                                                                     bIN <='0';
                                                                                46
                                                                                                     wait;
                                                                                47
                aIN <='0';
bIN <='1';
wait for 1 ns;
                                                                                48
                                                                                              end process;
                                                                                49 end tb;
```


Wave:



Observation:

Wave matches truth table, simple enough easy to design and test.

Full Adder




Design:

```
1 library IEEE;
2 use IEEE.std_logic_1164.all;
3
4 -- ENTITY
5 entity fullAdder is
6 port(
       a, b, CarryIn: in std_logic;
8
       sum, CarryOut: out std_logic);
g end fullAdder;
10
11 -- ARCHITECTURE
12 architecture dataflow of fullAdder is
13 signal S1, S2, S3: std_logic;
14 begin
       S1 <= a xor b;
15
       52 <= a and b;</pre>
16
       S3 <= s1 and CarryIn;
17
18
       sum <= s1 xor CarryIn;
       CarryOut <= 53 or 52;
19
20 end dataflow;
```

Testbench:

```
1 library IEEE;
2 use IEEE.std_logic_1164.all;
 4 -- TESTBENCH ENTITY
 5 entity testbench is
6 --empty
7 end testbench;
 g architecture tb of testbench is
    -- DUT COMPONENT component fullAdder is
12 port(
13 a, b, CarryIn: in std_logic;
14 sum, CarryOut: out std_logic);
15 end component;
is signal aIN, bIN, CARRY_IN, SUM, CARRY_OUT : std_logic;
20 21 -- CONNECT DUT
22 DUT: fullAdder port map(aIN, bIN, CARRY_IN, SUM, CARRY_OUT);
23 process
24 begin
         aIN <='0';
bIN <='0';
CARRY_IN <='0';
wait for 1 ns;
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
         aIN <='0';
bIN <='1';
CARRY_IN <='1';
wait for 1 ns;
                                                                                                                      -- CLEAR INPUTS
                                                                                                        45
                                                                                                                      aIN <='0';
                                                                                                        46
          aIN <='1';
bIN <='0';
CARRY_IN <='0';
wait for 1 ns;
                                                                                                                      bIN <='0';
                                                                                                        47
                                                                                                                      CARRY_IN <= '0';
                                                                                                        48
                                                                                                                      wait;
                                                                                                        49
                                                                                                        50 end process;
          aIN <='1';
          bIN <='1';
CARRY_IN <='1';
wait for 1 ns;
                                                                                                        51 end tb;
                                                                                                        52
```


Wave:



Observation:

Wave and truth table match, success. More intricate than the half adder but easy to see how it is built upon.

4:2 Encoder



Y3	Y2	Y1	Y0	A1	A0
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1


Design:

```
1 library IEEE;
2 use IEEE.std_logic_1164.all;
3
4 -- ENTITY
5 entity Encoder is
6 port(
      y3, y2, y1: in std_logic;
a1, a0: out std_logic);
8
g end Encoder;
10
11 -- ARCHITECTURE
12 architecture dataflow of Encoder is
13 begin
       a1 <= y3 or y2;
a0 <= y3 or y1;
14
15
16 end dataflow;
```

Testbench:

```
Y3_IN <='0';
Y2_IN <='0';
Y1_IN <='0';
                                                                                       26
27
28
1 library IEEE;
 2 use IEEE.std_logic_1164.all;
                                                                                       29
                                                                                                      wait for 1 ns;
 4 -- TESTBENCH ENTITY
 5 entity testbench is
                                                                                                     Y3_IN <='0';
Y2_IN <='0';
Y1_IN <='1';
6 --empty
                                                                                       32
33
34
35
38
37
 7 end testbench;
                                                                                                     wait for 1 ns;
9 architecture to of testberch is
10 -- DUT COMPONENT
                                                                                                     Y3_IN <='0';
Y2_IN <='1';
Y1_IN <='0';
11 component Encoder is
12 port(
                                                                                       38
        y3, y2, y1: in std_logic;
a1, a0: out std_logic);
13
                                                                                       39
                                                                                                     wait for 1 ns;
                                                                                       40
                                                                                                      Y3_IN <= '1';
15 end component;
                                                                                       41
                                                                                                     Y2_IN <='0';
Y1_IN<='0';
wait for 1 ns;
                                                                                       42
16
                                                                                       43
17 signal Y3_IN, Y2_IN, Y1_IN, A1_OUT, A0_OUT : std_logic;
                                                                                       44
18
                                                                                       45
19 begin
                                                                                       46
                                                                                                      -- CLEAR INPUTS
20
21 -- CONNECT DUT
22 DUT: Encoder port map(Y3_IN, Y2_IN, Y1_IN, A1_OUT, A0_OUT);
                                                                                                      Y3_IN <='0';
Y2_IN <='0';
Y1_IN <='0';
                                                                                       49
23
                                                                                                      wait;
                                                                                                end process;
        begin
                                                                                       52 end tb:
```


Wave:



Observations:

Truth table and wave match. Simple enough to implement, however I don't understand the point of leaving the y0 input out of the circuit isn't the data from that line just useless then?

2:4 Decoder




Design:

```
1 library IEEE;
2 use IEEE.std_logic_1164.all;
4 -- ENTITY
5 entity Decoder is 6 port(
      a1, a0, e: in std_logic;
y3, y2, y1, y0: out std_logic);
g end Decoder;
10
11
   -- ARCHITECTURE
12 architecture dataflow of Decoder is
13 begin
14
       y3 <= a1 and a0 and e;
15
       y2 <= a1 and not a0 and e;
       y1 <= not a1 and a0 and e;
16
       y0 <= not a1 and not a0 and e;
8 end dataflow;
```

Testbench:

```
1 library IEEE;
2 use IEEE.std_logic_1164.all;
                                                                                                       32
                                                                                                                     A1_IN <='0';
                                                                                                                     A0_IN <='1';
ENABLE <='1';
 4 -- TESTBENCH ENTITY
                                                                                                                     wait for 1 ns;
 5 entity testbench is
                                                                                                                     A1_IN <='1';
A0_IN <='0';
 6 --empty
 7 end testbench:
                                                                                                                     ENABLE <='1';
wait for 1 ns;
                                                                                                       40
g architecture to of testbench is
                                                                                                       41
10 -- DUT COMPONENT
                                                                                                                     A1_IN <= '1';
11 component Decoder is
                                                                                                                    A0_IN <='1';
ENABLE <='1';
12 port (
13 a1, a0, e: in std_logic;
14 y3, y2, y1, y0: out std_logic);
15 end component;
                                                                                                       44
                                                                                                                     wait for 1 ns:
                                                                                                       45
                                                                                                       46
                                                                                                                     A1_IN <='0';
A0_IN <='0';
16
                                                                                                       48
                                                                                                                    ENABLE <= '0';
wait for 1 ns;
17 signal A1_IN, A0_IN, ENABLE, Y3_OUT, Y2_OUT, Y1_OUT, Y0_OUT : std_logic;
                                                                                                       49
18
                                                                                                       50
19 begin
                                                                                                       51
                                                                                                                    A1_IN <='1';
20
                                                                                                                     A0_IN <= '1';
ENABLE <= '0';
21 -- CONNECT DUT
22 DUT: Decoder port map(A1_IN, A0_IN, ENABLE, Y3_OUT, Y2_OUT, Y1_OUT, Y0_OUT);
                                                                                                       54
                                                                                                       55
                                                                                                                     wait for 1 ns;
23
24
                                                                                                                     -- CLEAR INPUTS
A1_IN <='0';
A0_IN <='0';
25
        begin
                                                                                                       58
26
                                                                                                       59
             A1_IN <='0';
27
                                                                                                                     ENABLE <= '0';
28
             A0_IN <= '0';
                                                                                                                     wait;
             ENABLE <='1';
                                                                                                                end process;
29
                                                                                                       62
30
             wait for 1 ns;
                                                                                                       63 end tb:
```

Wave:



Observation:

Wave and truth table match. This one is far more intuative to me than the Encoder, very easy to put together and easy to understand the concept and function.