

Class Activity 1

 Design the below combinational circuits using VHDL and simulate the same in EDA playground with a suitable test case in testbench.



A.



Truth Table			
a	b	Sum	Carry
false	false	false	false
false	true	true	true
true	false	true	false
true	true	false	false


Design:

```
1 library IEEE;
2 use IEEE.std_logic_1164.all;
3
4 -- ENTITY
5 entity HalfAdder is
6 port(
       a: in std_logic;
8
       b: in std_logic;
       sum: out std_logic;
9
       carry: out std_logic);
10
11 end HalfAdder;
12
13 -- ARCHITECTURE
14 architecture dataflow of HalfAdder is
15 begin
       sum <= a xor b;
16
       carry <= not a and b;
17
18 end dataflow;
```

Testbench:


```
1 library IEEE;
2 use IEEE.std_logic_1164.all;
4 -- TESTBENCH ENTITY
5 entity testbench is
6 --empty
7 end testbench;
8
9 architecture tb of testbench is
10 -- DUT COMPONENT
11 component HalfAdder is
12 port(
       a: in std_logic;
13
       b: in std_logic;
14
      sum: out std_logic;
15
      carry: out std_logic);
16
17 end component;
18
19 signal aIN, bIN, SUM, CARRY: std_logic;
                                                     35
20
                                                     36
                                                                 aIN <='1';
21 begin
                                                                bIN <='0';
                                                     37
22
                                                                wait for 1 ns;
                                                     38
23 -- CONNECT DUT
                                                     39
24 DUT: HalfAdder port map(aIN, bIN, SUM, CARRY);
                                                                 aIN <='1';
                                                     40
25
                                                                bIN <='1';
                                                     41
26
       process
                                                                wait for 1 ns;
                                                     42
27
       begin
                                                     43
           aIN <='0';
28
                                                                 -- CLEAR INPUTS
                                                     44
           bIN <= '0';
29
                                                                aIN <='0';
                                                     45
           wait for 1 ns;
30
                                                                bIN <='0';
                                                     46
31
                                                                wait;
                                                     47
32
           aIN <='0';
                                                     48
                                                            end process;
           bIN <='1';
33
                                                     49 end tb;
           wait for 1 ns;
34
```

Wave:




Observation:

All I did was modify my half adder design with a not function for the carry, but we can see from the wave and truth table that they are the same outputs.



В.




Design:

```
1 library IEEE;
 2 use IEEE.std_logic_1164.all;
 4 -- ENTITY
 5 entity comboCircut is
 6 port(
       a, b, c, d: in std_logic;
 7
        z: out std_logic
 8
 9);
 10 end comboCircut;
 11
 12 -- ARCHITECTURE
 13 architecture dataflow of comboCircut is
 14 signal S1, S2, S3, S4, S5, S6: std_logic;
15 begin
       S1 <= b xor d;
 16
 17
        52 <= b and c;
        53 <= c or d;
 18
 19
        S4 <= S1 or S2;
        S5 <= not S3;
 20
21
        56 <= a or 55:
        z <= 56 xor 54;
22
23 end dataflow;
24
```

Testbench:

```
1 library IEEE;
                                                                     aIN <= '0';
                                                                                                    aIN <='1':
                                                          38
2 use IEEE.std_logic_1164.all;
                                                                     bIN <= '0';
                                                                                                   bIN <= '0';
                                                          39
                                                                                       75
                                                                                                   cIN <='0';
                                                          40
                                                                     cIN <='1';
                                                                                       76
  -- TESTBENCH ENTITY
                                                                                                   dIn <='0';
                                                          41
                                                                     dIn <='0';
                                                                                       77
  entity testbench is
                                                          42
                                                                     wait for 1 ns;
                                                                                       78
                                                                                                   wait for 1 ns;
  --empty
                                                          43
                                                                                       79
  end testbench;
                                                          44
                                                                     aIN <= '0';
                                                                                       80
                                                                                                    aIN <='1';
                                                          45
                                                                     bIN <= '0';
                                                                                       81
                                                                                                   bIN <= '0';
9 architecture tb of testbench is
                                                                     cIN <='1';
                                                                                       82
                                                                                                   cIN <= '0';
                                                          46
10 -- DUT COMPONENT
                                                          47
                                                                     dIn <='1';
                                                                                       83
                                                                                                    dIn <='1';
11 component comboCircut is
                                                                     wait for 1 ns;
                                                                                       84
                                                                                                   wait for 1 ns;
                                                          48
12 port(
                                                                                       85
                                                          49
      a,b,c,d: in std_logic;
13
                                                                                                   aIN <='1';
                                                                     aIN <='0';
                                                                                       86
                                                          50
      z: out std_logic);
                                                                                                   bIN <= '0';
                                                                                       87
                                                                     bIN <='1';
                                                          51
15 end component;
                                                                                                   cIN <='1';
                                                          52
                                                                     cIN <= '0';
                                                                                       88
                                                                                                   dIn <= '0';
                                                                                       89
                                                          53
                                                                     dIn <='0';
17 signal aIN, bIN, cIN, dIn, zOUT : std_logic;
                                                                                                   wait for 1 ns;
                                                                     wait for 1 ns;
                                                                                       90
                                                                                                                                  aIN <= '1';
                                                                                                                      110
                                                                                       91
                                                                                                                                   bIN <='1';
                                                                                                                      111
19 begin
                                                                                                   aIN <='1';
                                                          56
                                                                     aIN <='0';
                                                                                       92
                                                                                                                      112
                                                                                                                                   cIN <='1';
                                                                                                   bIN <='0';
                                                                     bIN <='1';
                                                                                       93
                                                                                                                                   dIn <='0';
                                                          57
21 -- CONNECT DUT
                                                                                                   cIN <='1';
                                                                     cIN <= '0';
                                                                                       94
                                                                                                                      114
                                                                                                                                  wait for 1 ns;
22 DUT: comboCircut port map(aIN, bIN, cIN, dIn, zOUT);
                                                                                                   dIn <='1';
                                                                     dIn <='1';
                                                                                       95
                                                                                                                      115
23
                                                                                                                                   aIN <='1':
                                                                                       96
                                                                                                   wait for 1 ns;
                                                                                                                      116
                                                          60
                                                                     wait for 1 ns;
24
       process
                                                                                                                                  bIN <='1';
                                                                                       97
                                                                                                                      117
25
       begin
                                                          61
                                                                                                                                   cIN <='1';
                                                                                                                      118
                                                                                       98
                                                                                                    aIN <='1';
                                                                     aIN <='0';
26
           aIN <='0';
                                                          62
                                                                                                                                   dIn <='1';
                                                                                                                      119
                                                                                       99
                                                                                                   bIN <='1';
27
           bIN <= '0';
                                                          63
                                                                     bIN <='1';
                                                                                                                                  wait for 1 ns;
                                                                                                    cIN <= '0';
                                                                                       100
28
           cIN <= '0';
                                                          64
                                                                     cIN <='1';
                                                                                                    dIn <='0';
                                                                                       101
           dIn <='0';
                                                          65
                                                                     dIn <='0';
29
                                                                                                                                  -- CLEAR INPUTS
                                                                                                   wait for 1 ns;
                                                                                       102
           wait for 1 ns;
                                                          66
                                                                     wait for 1 ns;
30
                                                                                                                      123
                                                                                                                                   aIN <='0';
                                                                                       103
                                                                                                                                  bIN <= '0';
31
                                                          67
                                                                                       104
                                                                                                    aIN <='1';
           aIN <= '0';
                                                                     aIN <= '0';
32
                                                          68
                                                                                                                      125
                                                                                                                                   cIN <= '0';
                                                                                                   bIN <='1';
           bIN <='0';
                                                                     bIN <='1';
                                                                                       105
                                                                                                                                  dIn <= '0';
33
                                                          69
                                                                                                                      126
                                                                                                   cIN <= '0';
                                                                                       106
34
           cIN <= '0';
                                                                     cIN <='1';
                                                                                                                      127
                                                                                                                                   wait;
                                                          70
                                                                                                   dIn <='1';
35
                                                                     dIn <='1';
                                                                                       107
                                                                                                                              end process;
                                                          71
                                                                                                   wait for 1 ns;
           wait for 1 ns;
                                                                                       108
                                                                                                                     129 end tb;
                                                                     wait for 1 ns:
```

Wave:



Observation:

This one was a really good learning experience, I feel more comfortable in VHDL now after this exercise. As we can see, the wave and truth table match each other, implementation was once again successful.