

Complete Multicycle Processor



Digital Design and Computer Architecture: RISC-V Edition Harris & Harris © 2022 Elsevier

Multicycle processor high-level hierarchy



```
// Lab 11: Multicycle Processor
     // Sebastian Heredia, dheredia@g.hmc.edu, 11/22/2024
 3
      4
5
6
7
                  output logic [31:0]WriteData, output logic [31:0]Adr, output logic MemWrite);
8
10
       logic [31:0]ReadData;
11
12
        // Instantiate RISCVmulti
13
        RISCVmulti RISCVmulti(clk, reset, ReadData, MemWrite, Adr, WriteData);
14
15
        // Instantiate UnifiedMemory
        UnifiedMemory UnifiedMemory(clk, Memwrite, Adr, WriteData, ReadData);
16
17
18
     endmodule
19
```

20

Page 1 of 1 Revision: Top

```
// RISCV Multicycle Processor
 3
     module RISCVmulti (input logic
                                                    clk,
 4
                            input
                                   logic
                                                    reset,
5
6
7
                            input logic
                                            [31:0] ReadData,
                            output logic
                                                    MemWrite,
                            output logic
                                             [31:0]Adr,
 8
                            output logic
                                            [31:0]WriteData);
9
10
         // Internal Logic
11
         logic [31:0]Instr;
12
         logic [1:0]ALUSrcA, ALUSrcB, ImmSrc, ResultSrc;
         logic [2:0]ALUControl;
logic zero, IRWrite, AdrSrc, RegWrite;
13
14
15
         logic PCWrite;
16
17
         // Instantiate Controller (mainfsm, instrdecoder, aludecoder)
     controller controller(clk, reset, Instr[6:0], Instr[14:12], Instr[30], zero, ImmSrc, ALUSrcA, ALUSrcB, ResultSrc, AdrSrc, ALUControl, IRWrite, PCWrite, RegWrite, MemWrite);
18
19
20
         // Instantiate DataPath
21
         DataPath DataPath(clk, reset, ResultSrc, ALUSrcA, ALUSrcB, RegWrite, ImmSrc, ALUControl,
     ReadData, PCWrite, AdrSrc, IRWrite, zero, Instr, WriteData, Adr);
22
23
     endmodule
24
```

```
// Controller: Top level hierarchy
 3
 4
      module controller(input logic clk,
 5
        input logic reset,
       input logic [6:0] op,
input logic [2:0] funct3,
input logic funct7b5,
input logic zero,
 6
 7
 8
 9
       output logic [1:0] immsrc,
output logic [1:0] alusrca, alusrcb,
output logic [1:0] resultsrc,
output logic adrsrc,
10
11
12
13
       output logic [2:0] alucontrol, output logic irwrite, pcwrite, output logic regwrite, memwrite);
14
15
16
17
           // Internal node
18
19
           logic branch, pcupdate;
20
           logic [1:0]ALUOp;
21
22
           assign pcwrite = branch & zero | pcupdate;
23
24
        // Instantiate aludecoder, instrdecoder, mainfsm
25
      aludecoder a2(ALUOp, funct3, op[5], funct7b5, alucontrol);
26
      instrdecoder i1(op, immsrc);
27
28
      mainfsm m1(clk, reset, op, branch, pcupdate, regwrite, memwrite, irwrite, resultsrc,
29
      alusrcb, alusrca, adrsrc, ALUOp);
30
      endmodule
31
32
```

```
1
       // ALU Decoder
 2
 3
       module aludecoder(input logic [1:0] ALUOp,
 4
                                     input logic [2:0] Funct3,
 5
                                     input logic Op5,
 6
                                     input logic Funct7b5,
 7
                                     output logic [2:0] ALUControl);
 8
 9
       always_comb
            casez ({ALUOp, Op5, Funct7b5, Funct3})
7'b00?????: ALUControl = 3'b000; // add
10
11
                 7'b01?????: ALUControl = 3'b001; // subtract
12
                 7'b1000000: ALUControl = 3'b000; // add
13
                 7'b1001000: ALUCONTROL = 3'b000; // add

7'b1010000: ALUCONTROL = 3'b000; // add

7'b1011000: ALUCONTROL = 3'b001; // subtract

7'b10?0010: ALUCONTROL = 3'b101; // set less than

7'b10?0110: ALUCONTROL = 3'b011; // or

7'b10?0111: ALUCONTROL = 3'b010; // and
14
15
16
17
18
19
20
                 default: ALUControl = 3'b000;
21
            endcase
22
       endmodule
23
```

24

```
1
       // Instruction Decoder
 2
3
       module instrdecoder( input logic [6:0] Op,
 4
5
6
7
                                       output logic [1:0] ImmSrc);
       always_comb
            case (Op)
   7'b0110011: ImmSrc = 2'b00;
 8
                                                              // R-Type
                7'b0010011: ImmSrc = 2'b00;
7'b0000011: ImmSrc = 2'b00;
7'b0100011: ImmSrc = 2'b01;
7'b1100011: ImmSrc = 2'b10;
7'b1100111: ImmSrc = 2'b10;
                                                              // I-Type
                                                              // lw
10
                                                              // sw
// beq
// jal
11
12
13
                 7'b1101111: ImmSrc = 2'b11;
14
15
                default: ImmSrc = 2'bxx;
16
            endcase
17
       endmodule
```

Date: December 04, 2024

```
1
     // Main FSM
 3
     module mainfsm(input logic clk,
 4
                       input logic reset,
 5
                       input logic [6:0] Op,
6
                       output logic Branch,
7
                       output logic PCUpdate,
8
                       output logic RegWrite,
9
                       output logic MemWrite,
10
                       output logic IRWrite,
11
                       output logic [1:0] ResultSrc,
12
                       output logic [1:0] ALUSrcB,
13
                       output logic [1:0] ALUSrcA,
14
                       output logic AdrSrc,
15
                       output logic [1:0] ALUOp);
16
17
         typedef enum logic [3:0] {s0, s1, s2, s3, s4, s5, s6 ,s7, s8, s9, s10} statetype;
18
         statetype state, nextstate;
19
20
         // State register w/ asychronous reset
21
         always_ff @ (posedge clk, posedge reset)
22
            if (reset) state <= s0;</pre>
23
            else
                           state <= nextstate;</pre>
24
25
         // Next state logic
26
         always_comb
27
            case(state)
28
                s0: nextstate = s1;
29
30
                s1: if (op == 7'b0000011 \mid\mid op == 7'b0100011) nextstate = s2;
                    else if (Op == 7'b0110011) nextstate = s6;
else if (Op == 7'b0010011) nextstate = s8;
else if (Op == 7'b1101111) nextstate = s9;
else if (Op == 7'b1100011) nextstate = s10;
31
32
33
34
35
                     else nextstate = s1;
36
37
                s2: if (op == 7'b0000011) nextstate = s3;
38
                     else if (0p == 7'b0100011) nextstate = s5;
39
                     else nextstate = s2;
40
41
                s3:
                       nextstate = s4;
42
43
                s4:
                       nextstate = s0;
44
45
                s5:
                       nextstate = s0;
46
47
                s6:
                       nextstate = s7;
48
49
                s7:
                       nextstate = s0;
50
51
                s8:
                       nextstate = s7;
52
53
                s9:
                       nextstate = s7;
54
55
                s10:
                       nextstate = s0;
56
            default: nextstate = s0;
57
         endcase
58
59
     // Output logic
60
     always_comb begin
61
         case(state)
62
63
     s0: begin // Fetch
64
         AdrSrc = 1'b0;
         IRWrite = 1'b1;
65
         ALUSrcA = 2'b00';
66
         ALUSTCB = 2'b10;
67
         ALUOp = 2'b00;
68
         ResultSrc = 2'b10;
69
70
         PCUpdate = 1'b1;
```

```
71
          Branch = 1'b0;
 72
          RegWrite = 1'b0;
 73
          MemWrite = 1'b0;
 74
 75
 76
      s1: begin // Decode
 77
          ALUSrcA = 2'b01;
 78
          ALUSTCB = 2'b01;
 79
          ALUOp = 2'b00;
 80
          AdrSrc = 1'b0;
 81
          Branch = 1'b0;
 82
          PCUpdate = 1'b0;
 83
          RegWrite = 1'b0;
 84
          MemWrite = 1'b0;
 85
          IRWrite = 1'b0;
 86
          ResultSrc = 2'b00;
 87
      end
 88
      s2: begin // MemAdr
 89
          ALUSrcA = 2'b10;
ALUSrcB = 2'b01;
ALUOp = 2'b00;
 90
 91
 92
 93
          AdrSrc = 1'b0;
          Branch = 1'b0;
 94
 95
          PCUpdate = 1'b0;
          RegWrite = 1'b0;
 96
 97
          MemWrite = 1'b0;
 98
          IRWrite = 1'b0;
 99
          ResultSrc = 2'b00;
100
      end
101
102
      s3: begin // MemRead
          ResultSrc = 2'b00;
103
          AdrSrc = 1'b1;
Branch = 1'b0;
104
105
106
          PCUpdate = 1'b0;
          Regwrite = 1'b0;
107
          MemWrite = 1'b0;
108
          IRWrite = 1'b0;
109
          ALUSTCB = 2'b00;
110
          ALUSrcA = 2'b00;
111
          ALUOp = 2'b00;
112
113
      end
114
115
      s4: begin // MemWB
116
          ResultSrc = 2'b01;
          RegWrite = 1'b1;
117
118
          Branch = 1'b0;
          PCUpdate = 1'b0;
119
          Memwrite = 1'b0;
120
          IRWrite = 1'b0;
121
          ALUSTCB = 2'b00';
122
          ALUSrcA = 2'b00;
123
          AdrSrc = 1'b0;
124
          ALUOp = 2'b00;
125
126
      end
127
128
      s5: begin // MemWrite
129
          ResultSrc = 2'b00;
130
          AdrSrc = 1'b1;
131
          MemWrite = 1'b1;
          Branch = 1'b0;
132
133
          PCUpdate = 1'b0;
134
          RegWrite = 1'b0;
135
          IRWrite = 1'b0;
          ALUSTCB = 2'b00;
136
          ALUSTCA = 2'b00;
137
138
          AdrSrc = 1'b1;
139
          ALUOp = 2'b00;
140
      end
```

```
141
142
       s6: begin // ExecuteR
143
          ALUSrcA = 2'b10;
          ALUSTCB = 2'b00;
144
145
          ALUOp = 2'b10;
146
          Branch = 1'b0;
          PCUpdate = 1'b0;
147
148
          RegWrite = 1'b0;
149
          MemWrite = 1'b0;
150
          IRWrite = 1'b0;
151
          ResultSrc = 2'b00;
152
          AdrSrc = 1'b0;
153
       end
154
155
      s7: begin // ALUWB
156
          ResultSrc = 2'b00;
          RegWrite = 1'b1;
157
158
          Branch = 1'b0;
159
          PCUpdate = 1'b0;
160
          MemWrite = 1'b0;
          IRWrite = 1'b0;
161
          ALUSTCB = 2'b00;
ALUSTCA = 2'b00;
162
163
164
          AdrSrc = 1'b0;
          ALUOp = 2'b00;
165
166
       end
167
168
      s8: begin // ExecuteI
          ALUSrcA = 2'b10;
ALUSrcB = 2'b01;
169
170
          ALUOp = 2'b10;
171
172
          Branch = 1'b0;
173
          PCUpdate = 1'b0;
174
          RegWrite = 1'b0;
175
          MemWrite = 1'b0;
176
          IRWrite = 1'b0;
          ResultSrc = 2'b00;
177
          AdrSrc = 1'b0;
178
179
       end
180
181
       s9: begin // JAL
          ALUSrcA = 2'b01;
182
          ALUSTCB = 2'b10;
183
          ALUOp = 2'b00;
ResultSrc = 2'b00;
184
185
          PCUpdate = 1'b1;
186
          Branch = 1'b0;
187
188
          RegWrite = 1'b0;
          MemWrite = 1'b0;
189
          IRWrite = 1'b0;
190
          AdrSrc = 1'b0;
191
192
       end
193
      s10: begin // BEQ
   ALUSrcA = 2'b10;
   ALUSrcB = 2'b00;
194
195
196
          ALUOp = 2'b01;
ResultSrc = 2'b00;
197
198
          Branch = 1'b1;
199
          PCUpdate = 1'b0;
200
          Regwrite = 1'b0;
201
          MemWrite = 1'b0;
202
203
          IRWrite = 1'b0;
          AdrSrc = 1'b0;
204
205
       end
206
207
       default: begin
208
          ALUSrcA = 2'b00;
          ALUSTCB = 2'b00;
209
210
          ALUOp = 2'b00;
```

Page 3 of 4 Revision: Top

```
211 ResultSrc = 2'b00;
212 Branch = 1'b0;
213 PCUpdate = 1'b0;
214 Regwrite = 1'b0;
215 Memwrite = 1'b0;
216 IRWrite = 1'b0;
217 AdrSrc = 1'b0;
218 end
219 endcase
220 end
221 endmodule
```

Date: December 04, 2024

Page 4 of 4 Revision: Top

```
// DataPath (+Register File)
3
     module DataPath(input
                                            clk, reset,
                              logic
4
                              logic [1:0]
                       input
                                            ResultSrc,
5
                       input
                              logic [1:0]
                                            ALUSTCA, ALUSTCB,
6
                              logic
                       input
                                            RegWrite,
7
                       input
                              logic [1:0]
                                            ImmSrc,
8
                              logic [2:0]
                                            ALUControl,
                       input
9
                              logic [31:0] ReadData,
                       input
10
                       input
                              logic
                                            PCWrite,
11
                              logic
                      input
                                            AdrSrc,
12
                              logic
                      input
                                            IRWrite,
13
                      output logic
                                            zero,
14
                      output logic [31:0] Instr,
15
                      output logic [31:0] WriteData,
16
                      output logic [31:0] Adr);
17
18
        // Internal Logic
19
        logic [31:0] rd1, rd2, A, PC, PCOld, Data, ImmExt, ALUResult, ALUOut, Result, SrcA, SrcB;
20
        // Section 1: PCNext Logic
21
        mux3 #(32) pcnextmux(ALUOut, Data, ALUResult, ResultSrc, Result); // d0, d1, d2, s, y
22
23
        flopren #(32) pcregen1(clk, reset, PCWrite, Result, PC); // Order is important here.
     From Module: clk, reset, EN, d (input), q (output).
24
        mux2 #(32) pcmux(PC, Result, AdrSrc, Adr);
25
26
         // Section 2: PCOld Logic
27
        flopren \#(32) pcregen2a(clk, reset, IRWrite, PC, PCOld); // 2a takes care of 1st output:
     PC --> PCOld
28
        flopren #(32) pcregen2b(clk, reset, IRWrite, ReadData, Instr); // 2b takes care of 2nd
     output: ReadData --> Instr
29
        flopr #(32) rdreg(clk, reset, ReadData, Data);
30
31
        // Section 3: Register File Logic
     RegFile RF(clk, RegWrite, Instr[19:15], Instr[24:20], Instr[11:7], Result, rd1, rd2); //
Order: clk, WE3, A1, A2, A3, WD3, RD1
Extend Ext(Instr[31:7], ImmSrc, ImmExt);
32
33
        flopr #(32) rfregA(clk, reset, rd1, A);
flopr #(32) rfregB(clk, reset, rd2, WriteData);
34
35
36
37
        // Section 4: ALU Logic
38
        mux3 #(32) SrcAmux(PC, PCold, A, ALUSrcA, SrcA);
        mux3 #(32) SrcBmux(WriteData, ImmExt, 'd4, ALUSrcB, SrcB); // +4 for signal ALUSrcB: 10.
39
40
        alu alu(SrcA, SrcB, ALUControl, ALUResult, zero);
        flopr #(32) alureg(clk, reset, ALUResult, ALUOut); // Followed by mux3 in Section 1.
41
42
43
     endmodule
44
45
     // MODULES DECLARATIONS (Building Blocks)
     // Register File Module [1]
46
47
     module RegFile(input
                             logic
                                           clk,
48
                             logic
                      input
                                           WE3,
49
                             logic [ 4:0] A1, A2, A3,
                      input
                     input logic [31:0] WD3,
50
                     output logic [31:0] RD1, RD2);
51
52
53
       logic [31:0] rf[31:0];
54
55
       // three ported register file
56
       // read two ports combinationally (A1/RD1, A2/RD2)
57
       // write third port on rising edge of clock (A3/WD3/WE3)
58
       // register 0 hardwired to 0
59
60
       always_ff @(posedge clk)
61
         if (WE3) rf[A3] <= WD3;
62
63
       assign RD1 = (A1 != 0) ? rf[A1] : 0;
       assign RD2 = (A2 != 0) ? rf[A2] : 0;
64
65
     endmodule
66
```


```
67
      // Sign Extender Module [1]
 68
      module Extend(input logic [31:7] Instr,
 69
                            logic [1:0] ImmSrc,
                     input
 70
                     output logic [31:0] ImmExt);
 71
 72
        always_comb
 73
          case(ImmSrc)
 74
                      // I-type
 75
            2 b00:
                      ImmExt = \{\{20\{Instr[31]\}\}, Instr[31:20]\};
 76
                      // S-type (Stores)
                      ImmExt = \{\{20\{Instr[31]\}\}, Instr[31:25], Instr[11:7]\};
            2'b01:
 77
 78
                      // B-type (Branches)
 79
            2'b10:
                      ImmExt = \{\{20\{Instr[31]\}\}, Instr[7], Instr[30:25], Instr[11:8], 1'b0\};\}
 80
                      // J-type (Jumps)
            2'b11:
 81
                      ImmExt = \{\{12\{Instr[31]\}\}, Instr[19:12], Instr[20], Instr[30:21], 1'b0\};\}
 82
            default: ImmExt = 32'bx; // undefined
 83
          endcase
 84
      endmodule
 85
      // Regular Flopr Module [3]
 86
 87
      module flopr #(parameter WIDTH = 8)
 88
                             logic
                     (input
                                                 clk, reset,
 89
                              logic [WIDTH-1:0] d,
                      input
 90
                      output logic [WIDTH-1:0] q);
 91
 92
        always_ff @(posedge clk, posedge reset)
 93
          if (reset) q \ll 0;
 94
          else
                      a \ll d:
 95
 96
       endmodule
 97
 98
      // Enable Flopr Module [2]
 99
      module flopren #(parameter WIDTH = 8)
100
                     (input
                             logic
                                                 clk, reset, enable,
                              logic [WIDTH-1:0] d,
101
                      input
102
                      output logic [WIDTH-1:0] q);
103
104
        always_ff @(posedge clk, posedge reset)
105
          if (reset) q \ll 0;
106
          else if (enable) q <= d;</pre>
107
108
      endmodule
109
110
      // 2-Input Mux [1]
111
      module mux2 #(parameter WIDTH = 8)
                    (input logic [WIDTH-1:0] d0, d1,
112
                     input logic
113
114
                     output logic [WIDTH-1:0] y);
115
116
        assign y = s ? d1 : d0;
      endmodule
117
118
119
      // 3-Input Mux [3]
120
      module mux3 #(parameter WIDTH = 8)
121
                    (input logic [WIDTH-1:0] d0, d1, d2,
                     input logic [1:0]
122
                     output logic [WIDTH-1:0] y);
123
124
125
        assign y = s[1] ? d2 : (s[0] ? d1 : d0);
126
      endmodule
127
128
      // ALU [1]
129
      module alu(input logic [31:0] a, b,
130
                   input logic [2:0] alucontrol,
                   output logic [31:0] result,
131
                   output logic
132
                                        zero);
133
134
        logic [31:0] condinvb, sum;
135
        logic
                      sub;
136
```

Project: Lab11_DSH

```
assign sub = (alucontrol[1:0] == 2'b01);
137
          assign condinvb = sub ? ~b : b; // for subtraction or slt assign sum = a + condinvb + sub;
138
139
140
141
          always_comb
             case (alucontrol)
3'b000: result = sum;
142
143
                                                        // addition
               3'b001: result = sum;
3'b010: result = a & b;
3'b011: result = a | b;
144
                                                        // subtraction
                                                        // and // or
145
146
                3'b101: result = sum[31];
                                                        // slt
147
148
                default: result = 0;
149
          endcase
150
151
          assign zero = (result == 32'b0);
152
        endmodule
```

Date: December 04, 2024

```
// UnifiedMemory (Instruction/Data Memory)
module UnifiedMemory(input
                                logic
                                           clk,
                                logic
logic
                       input
                                          MemWrite,
                                          [31:0] Adr,
[31:0] WriteData,
                       input
                                logic
                       input
                                logic
                                           [31:0] ReadData);
                       output
  logic [31:0] RAM[63:0];
  initial
    $readmemh("memfile.dat",RAM);
  assign ReadData = RAM[Adr[31:2]]; // word aligned
  always_ff @(posedge_clk)
    if (MemWrite) RAM[Adr[31:2]] <= WriteData;</pre>
endmodule
```



```
Transcript =
# Loading Work.instraccoder(last)
# Loading work.mainfsm(fast)
# Loading work.DataPath(fast)
# Loading work.mux3(fast)
# Loading work.flopren(fast)
# Loading work.mux2(fast)
# Loading work.flopr(fast)
# Loading work.RegFile(fast)
# Loading work.Extend(fast)
# Loading work.alu(fast)
# Loading work.UnifiedMemory(fast)
VSIM 52> run 1000
# ** Note: $stop
                  : C:/Users/dheredia/Desktop/Labll DSH/testbench.sv(30)
    Time: 685 ns Iteration: 1 Instance: /testbench
# Break in Module testbench at C:/Users/dheredia/Desktop/Labll_DSH/testbench.sv line 30
VSIM 53>
```