## Dylan Thornburg | ELEN 120L prelab 5

#### QUESTIONS 1 AND 3 DO NOT ASK FOR ANY DELIVERABLES

### Plan for each question in lab:

- 1. We need to use the joystick center (PA0) instead of joystick up (PA3). By changing the interrupt to EXTI0 instead of EXTI3, we do accomplish this. Because we are toggling the LED, we will have to change the state of the green LED's bit without setting it to high or low and instead just switching it's state. We can do this by "not-ing" the bit.
- 2. For problem two we will start out using the same process as problem one, but switch the code so that it only responds to pin 5. To stop it from responding to pins 6-9, we can disable those pins or write in some code that makes sure we only take input from pin 5.
- 3. Problem three will just be us analyzing timer and changing the code to make it operate at 1khz. We will use the 3999 number and 1khz to properly calculate the prescalar and check our math on the oscilloscope.

Screenshots of bits being cleared or set:

#### Reset and clock control (RCC)

RM0351

#### 8.4.21 APB2 peripheral clock enable register (RCC\_APB2ENR)

Address: 0x60

Reset value: 0x0000 0000

Access: word, half-word and byte access

Note: When the peripheral clock is not active, the peripheral registers read or write access is not

supported.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	DFSDM EN	Res.	SAI2 EN	SAI1 EN	Res.	Res.	TIM 17EN	TIM16 EN	TIM15 EN
							rw		rw	rw			rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	USART 1 EN	TIM8 EN	SPI1 EN	TIM1 EN	SDMMC 1 EN	Res.	Res.	FW EN	Res.	Res.	Res.	Res.	Res.	Res.	SYS CFGEN
	rw	rw	rw	rw	rw			rs							rw

-- ---- . . . . . . . . .

#### 1 : Firewall protection disabled

# 10.2.3 SYSCFG external interrupt configuration register 1 (SYSCFG\_EXTICR1)

Address offset: 0x08

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res	Res
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 Res	14	13 XT[3[2:0	12	11 Res		9 EXTI2[2:0		7 Res	_	5 EXTI1[2:0	4	3 Res	2	1 EXTI0[2:0	0

Dita 24:45 Decembed must be kept at recet value

## 13.5.3 Rising trigger selection register 1 (EXTI\_RTSR1)

Address offset: 0x08

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	RT22	RT21	RT20	RT19	RT18	Res.	RT16								
									rw	rw	rw	rw	rw		rw
15	14	13	12	11	10	9	8	7	6	5	4		2	1	0
RT15	RT14	RT13	RT12	RT11	RT10	RT9	RT8	RT7	RT6	RT5	RT4	RT3	RT2	RT1	RT0
rw															

generate a trigger contation.

## 13.5.4 Falling trigger selection register 1 (EXTI\_FTSR1)

Address offset: 0x0C

Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	FT22	FT21	FT20	FT19	FT18	Res.	FT16								
									rw	rw	rw	rw	rw		rw
15	14	13	12	11	10	9	9	7		-	4	2	2	4	0
					10		0		0	0	*	3			U
FT15	FT14	FT13	FT12	FT11	FT10	FT9	FT8	FT7	FT6	FT5	FT4	Ÿ	FT2	FT1	FT0

# 13.5.1 Interrupt mask register 1 (EXTI\_IMR1)

Address offset: 0x00

Reset value: 0xFF82 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
IM31	IM30	IM29	IM28	IM27	IM26	IM25	IM24	IM23	IM22	IM21	IM20	IM19	IM18	IM17	IM16
rw															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IM15	IM14	IM13	IM12	IM11	IM10	IM9	IM8	IM7	IM6	IM5	IM4	IM3	IM2	IM1	IMO
rw															

Table 4-2 NVIC register summary

Address	Name	Туре	Required privilege	Reset value	Description
0xE000E100- 0xE000E11C	NVIC_ISER0- NVIC_ISER7	RW	Privileged	0×000000000	Interrupt Set-enable Registers on page 4-4