
```
; @file mainproto.s
; @author Andrew Wolfe
; @date August 18, 2019
; @note
      This code is for the book "Embedded Systems with ARM Cortex-M
      Microcontrollers in Assembly Language and C, Yifeng Zhu,
      ISBN-13: 978-0982692639, ISBN-10: 0982692633 as used at Santa Clara University
                  AREA main, CODE, READONLY
                  EXPORT main
                  ENTRY
  main PROC
                  LDR r0, =list1;
                  LDR r5, =list2;
                  MOV r8, #2
                  LDR r4, =eol1
loop
            LDR r1, [r0]
                  LDR r6, [r5]
                  MUL r6, r1, r8
                  STR r6, [r5]
                  ADD r0, #4
                  ADD r5, #4
                  ADD r9, #1
                  CMP r0, r4
                  BNE loop
endless
                  В
                        endless
                  ENDP
                  ALIGN
list1
            dcd 1,2,3,4,5,6,7,8,9,10,11
eol1
list2
            dcd 0,0,0,0,0,0,0,0,0,0,0
                  END
```


## Screenshot:



## 

```
Microcontrollers in Assembly Language and C, Yifeng Zhu,
      ISBN-13: 978-0982692639, ISBN-10: 0982692633 as used at Santa Clara University
        *******************
                   AREA main, CODE, READONLY
                   EXPORT main
                   ENTRY
 main PROC
                   LDR r0, =list1;
                   LDR r5, =list2;
                   MOV r8, #2
                   LDR r4, =eol1
loop
            LDR r1, [r0]
                   LDR r6, [r5]
                   MUL r6, r1, r8
                   STR r6, [r5]
                   ADD r0, #4
                   ADD r5, #4
                   ADD r9, #1
                   CMP r0, r4
                   BNE loop
endless
                   В
                         endless
                   ENDP
                   ALIGN
list1
            dcd 1,2,3,4,5,6,7,8,9,10,11,12
eol1
list2
            dcd 0,0,0,0,0,0,0,0,0,0,0,0
                   END
```

Screenshot:



2. Code:

AREA main, CODE, READONLY EXPORT \_\_main ENTRY

main PROC

 Idr
 r0,=data

 Idr
 r1,[r0]

 cmp
 r1,#0xffffffff

 bne
 fail

 add
 r0,#4

 Idr
 r1,[r0]

 cmp
 r1,#0xffffffff

bmi fail r0,#8 ldr r1,[r0]

cmp r1,#0x00000000

 $\begin{array}{lll} \text{bls} & \text{fail} \\ \text{sub} & \text{r0,\#4} \\ \text{ldr} & \text{r1,[r0]} \\ \text{cmn} & \text{r1,\#0xffffffff} \end{array}$ 

 $\begin{array}{lll} \text{bne} & & \text{fail} \\ \text{add} & & \text{r0,\#8} \\ \text{ldr} & & \text{r1,[r0]} \\ \text{teq} & & \text{r1,\#0xffffffff} \end{array}$ 

bne fail add r0,#4 ldr r1,[r0] tst r1,#0xffffffff

 $\begin{array}{ccc} \text{Idr} & & \text{r1,[r0]} \\ \text{teq} & & \text{r1,\#0xfffffff} \end{array}$ 

beq fail

pass b pass fail b fail


ENDP ALIGN

data dcd -1,0,1,1,-1,0,0,-1

eodata

**END** 

Screenshot:



## Code:

**EXPORT** \_\_main **ENTRY** \_\_main **PROC** r2,=listsize ldr ldr r3,[r2] r2,=list ldr r0,#0 mov loop ldrb r1,[r2] sxtb r1,r1 r1,#0 cmp addgt r0,#1 add r2,#1 r3,#1 subs bne loop endless b endless **ENDP ALIGN** list dcb -2, 0, 1, 5, -3, -5, 3, 9, 2, 12 **ALIGN** 10 listsize dcd

Screenshot:

**END** 

