

- A. (0.2 pts) What are the values of the following control signals for an R-type instruction add? Each should be either of 0, 1, or don't care (X).

RegWrite	ALUSrc	PCSrc	MemRead	MemWrite	MemtoReg
1	0	0	0	0	0

- B. (0.2 pts) What are the values of the following control signals for an S-type instruction sw (store word)? Each should be either of 0, 1, or don't care (X).

RegWrite	ALUSrc	PCSrc	MemRead	MemWrite	MemtoReg
0	1	0	0	1	X

- C. (0.2 pts) State one RISC-V instruction example that has the selection signal asserted for both MUX1 and MUX2.

lw x7, 0(x5)

RegWrite	ALUSrc	PCSrc	MemRead	MemWrite	MemtoReg
1	0	0	1	0	1

- D. (0.1 pts) We have three ALUs in the above datapath design: ALU1, ALU2, and ALU3. For control branch instructions (e.g., beq or bne), which one is used for evaluating the branch condition?

ALU1

RegWrite	ALUSrc	PCSrc	MemRead	MemWrite	MemtoReg
0	1	0	0	0	0

- E. (0.1 pts) We have three ALUs in the above datapath design: ALU1, ALU2, and ALU3. In MIPS control branch instructions (e.g., beq or bne), which one is used for calculating the target address?

ALU3

RegWrite	ALUSrc	PCSrc	MemRead	MemWrite	MemtoReg
0	1	1	0	0	0

- F. (0.2 pts) State whether the above two ALUs (answers to D and E) can be executed at the same time or not. In other words, does one ALU need to wait for the completion of the other?

ALU3 needs to wait for ALU1. Not executed at the same time

2. [0.6 pts] The result of a benchmark running on a CPU (clock rate = 4GHz) has an instruction count of 2.4×10^{12} and an execution time of 720s. Use the following equation:

$$\begin{aligned}\text{CPU time} &= (\text{Instruction Count}) \times (\text{Cycles Per Instruction}) \times (\text{Clock Cycle Time}) \\ &= (\text{Instruction Count}) \times (\text{Cycles Per Instruction}) / (\text{Clock Rate})\end{aligned}$$

- A. (0.3 pts) Calculate the average number of clock cycles per instruction (CPI) in this case.

$$720 = \frac{2.4 \times 10^{12} \times x}{4 \times 10^9}$$
$$x \approx \boxed{1.2 \text{ (CPI)}}$$

- B. (0.3 pts) Suppose that we are developing a new generation of this CPU running at 5GHz. We have added some additional instructions to the instruction set in a way that the number of instructions in the same benchmark has been reduced by 20%. When the execution time taken for this benchmark is 600s, calculate the new CPI.

$$600 = \frac{(0.8)(2.4 \times 10^{12}) \times x}{5 \times 10^9}$$
$$x = \boxed{1.5625 \text{ CPI}}$$



3. [0.4 pts] We generally prefer to have a faster CPU (smaller execution time) on a smaller silicon die (smaller hardware area). Read [this wikipedia page](https://en.wikipedia.org/wiki/Dark_silicon) (https://en.wikipedia.org/wiki/Dark_silicon) and briefly state (in one sentence or two) the problem we may encounter when implementing a fast CPU (with a high clock frequency) on a small silicon die.

The problem is dark silicon. Essentially, when ICs get so small, transistors on silicon do not increase their efficiency proportionately to their increase in number. This leads to a sharp increase in power density and unsafe temperatures.

4. [1 pts] Let us suppose that each hardware component takes the following time:

- Instruction fetch: 200ps
- Register read: 100ps
- ALU operation: 200ps
- Data memory access: 200ps
- Register write: 100ps


Based on this, single-cycle non-pipelined and pipelined RISC-V datapath executions are depicted respectively in what follows:



A. (0.3 pts) What are the latencies (response times) of *ld* in the non-pipelined RISC-V datapath and in the pipelined RISC-V datapath, respectively?

non-pipelined: 800ps
 pipelined: 900ps
 one instruction
 3 instr

B. (0.3 pts) Suppose that we reimplement the register file (RF) to enhance the speed and register read/write now takes 80ps. What is the new latency of *ld* in the non-pipelined RISC-V implementation? And, how about the pipelined one?



non-pipelined: 760ps
 pipelined: 880ps
 one instruction
 3 instr

C. (0.4 pts) In the previous case (register read/write time: 100ps → 80ps), does the new RF change the throughput of the pipelined datapath?

old throughput
 $800 \cdot x \approx 4 \text{ times increase}$
 $200 \cdot x + 900$

new
 $760 \cdot x \approx 3.8 \text{ times increase}$
 $200 \cdot x + 880$

Name: _____ Student ID: _____ makes sense b/c the non pipelined format got a better decrease (40 ps vs 20 ps per cycle).