


Name of the participant : Dynaneshwari S Jangale


Title of the circuit : Parallel in Parallel out shift register

Theory/Description :



In this mode, the 4 bit binary input B₀, B₁, B₂, B₃ is applied to the data inputs D₀, D₁, D₂, D₃ respectively of the four flip-flops. As soon as a negative clock edge is applied, the input binary bits will be loaded into the flip-flops simultaneously. The loaded bits will appear simultaneously to the output side. Only clock pulse is essential to load all the bits.







Circuit Diagram(s) :






Results (Input, Output waveforms and/or Multimeter readings) :











Source/Reference(s) :

https://www.tutorialspoint.com/computer_logical_organization/digital_registers.htm