This project realizes (7,4) linear block code on FPGA with Quartus II 9.0. Using an up - bottom approach, it combines Verilog, VHDL, and schematics. The included .vwf files help verify and debug. Stable FPGA operation paves the way for digital comm system development.
-
Notifications
You must be signed in to change notification settings - Fork 0
This project realizes (7,4) linear block code on FPGA with Quartus II 9.0. Using an up - bottom approach, it combines Verilog, VHDL, and schematics. The included .vwf files help verify and debug. Stable FPGA operation paves the way for digital comm system development.
DzrStark/FPGA_linear_block_code
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
This project realizes (7,4) linear block code on FPGA with Quartus II 9.0. Using an up - bottom approach, it combines Verilog, VHDL, and schematics. The included .vwf files help verify and debug. Stable FPGA operation paves the way for digital comm system development.
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published