


Detailed Block Diagram

Friday, April 24, 2020 1:50 AM



Components:

- 1 MUX1 (8 bit mux)
- 2 MAR (ff)
- 3 MEM (RAM)
- 4 MUX2
- 5 DR (ff)
- 6 PC (counter)
- 7 IR (ff)
- 8 MUX3
- 9 ALU2
- 10 AC (ff)
- 11 MUX4
- 12 MUX5
- 13 R (ff)
- 14 ALU1
- 15 SP (counter)
- 16 Z (1 bit ff)
- 17 OR
- 18 AND
- 19 OR

In/out signals:

- 1 PCout (8)
- 2 DRout (8)
- 3 SPout (8)
- 4 MARin (8)
- 5 MARout (8)
- 6 Memout (8)
- 7 ACout (8)
- 8 DRin (8)
- 9 ALU1out (8)
- 10 ACin (8)
- 11 ALU2out (8)
- 12 SPin (8)
- 13 Rout (8)
- 14 Vres (1)
- 15 Zin (1)
- 16 Zout (1)
- 17 PCload (1)

Control Signals:

- 1 MUX1_sel (0 to 1)
- 2 MARload (1)
- 3 MEMWE (1)
- 4 MUX2_sel (0 to 0)
- 5 DRload (1)
- 6 PCclr (1)
- 7 Jump (1)
- 8 PCinc (1)
- 9 IRload (1)
- 10 MUX3_sel (0 to 0)
- 11 ACload (1)
- 12 MUX4_sel (0 to 0)
- 13 SPdir (1)
- 14 SPload (1)
- 15 SPent (1)
- 16 ALU1op (1)
- 17 Rload (1)
- 18 MUX5_sel (0 to 0)
- 19 Zload (1)
- 20 conel (1)

- $AC \leftarrow DR$: $ACload = 1$
 $MUX3sel = 0$
- $AC \leftarrow AC + R$: $ACload = 1$
 $MUX3sel = 1$
 $ALU1op = 0$
- $AC \leftarrow AC \oplus R$: $ACload = 1$
 $MUX3sel = 1$
 $ALU1op = 1$
- $DR \leftarrow AC$: $DRload = 1$
 $MUX2sel = 1$
- $DR \leftarrow MEM[MAR]$: $DRload = 1$
 $MUX2sel = 0$
- $IR \leftarrow DR$: $IRload$
- $MAR \leftarrow PC$: $MARload = 1$
 $MUX1sel = 00$
- $MAR \leftarrow DR$: $MARload = 1$
 $MUX1sel = 01$
- $MAR \leftarrow SP$: $MARload = 1$
 $MUX1sel = 10$
- $MEM[MAR] \leftarrow DR$: $MEMwe = 1$
- $PC \leftarrow 0$: $PCload = 0$
 $PCclr = 1$
- $PC \leftarrow PC + 1$: $PCload = 0$
 $PCinc = 1$
- $PC \leftarrow DR$: $PCload = 1$
- $R \leftarrow AC$: $Rload = 1$
- $SP \leftarrow SP + 1$: $SPload = 0$
 $SPdir = 1$
 $SPent = 1$
- $SP \leftarrow SP - 1$: $SPload = 0$
 $SPdir = 0$
 $SPent = 1$
- $SP \leftarrow DR$: $SPload = 1$
 $MUX4sel = 0$
- $SP \leftarrow SP + DR$: $SPload = 1$
 $MUX4sel = 1$
- $Z \leftarrow V$: $Zload = 1$
 $MUX5sel = 1$
- $Z \leftarrow NOT V$: $Zload = 1$
 $MUX5sel = 0$