
# CS 61C: Great Ideas in Computer Architecture RISC-V Instruction Formats

# Great Idea #1: Abstraction Levels of Representation/Interpretation



#### **Instruction Formats**

Computer Science 61C Spring 2022

McMahon and Weave


- Each instruction is 32 bits wide
- The instruction is broken down into different fields
- There are several ways that instructions are broken up



# **R-Format**

## R-Format Layout


Computer Science 61C Spring 2022 McMahon and Weaver








# R-Format Instructions opcode/funct fields



- opcode: partially specifies which instruction it is
  - opcode = 0b0110011 for all 32-bit R-Format arithmetic/logical instructions
- funct7+funct3: combined with opcode, these two fields describe what operation to perform



# R-Format Instructions Registers



- Each register field (rs1, rs2, rd) holds a 5-bit unsigned integer
   [0-31] corresponding to a register number (x0-x31)
- rs1 = source register #1
- rs2 = source register #2
- rd = destination register



# R-Format Example

Computer Science 61C Spring 2022

add	x18,	x19,	x10
-----	------	------	-----


31	25	24	20	19	15	14	12	11		7 6		0
funct7		rs2	2		rs1	fun	ct3		rd		opcode	
7		5			5		3		5		7	
31	25	24	20	19	15	14	12	11		7 6		0
0000000	O	rs2		:	rs1	00	00		rd		0110011	
<del></del> 7		5			5		3		5		7	



## R-Format Example

Computer Science 61C Spring 2022

#### add x18, x19, x10





### All RV32 R-format instructions

Com	outer Science 61C Spring 2022						McMahon and Weaver
	funct7			funct3		opcode	
	0000000	rs2	rs1	000	$\operatorname{rd}$	0110011	ADD
	0100000	rs2	rs1	000	$\operatorname{rd}$	0110011	SUB
	0000000	rs2	rs1	001	rd	0110011	SLL
	0000000	rs2	rs1	010	rd	0110011	SLT
	0000000	rs2	rs1	011	rd	0110011	SLTU
	0000000	rs2	rs1	100	$\operatorname{rd}$	0110011	XOR
	000000	rs2	rs1	101	$\operatorname{rd}$	0110011	SRL
	01)00000	rs2	rs1	101	$\operatorname{rd}$	0110011	SRA
	0000000	rs2	rs1	110	$\operatorname{rd}$	0110011	OR
	0000000	rs2	rs1	111	$\operatorname{rd}$	0110011	AND

funct7 + funct3 selects particular operation




# **I-Format**

# I-Format Layout

Computer Science 61C Spring 2022 McMahon and Weaver

add x18, x19, x10

addi x18, x19, 2



#### **I-Format Instructions**

Computer Science 61C Spring 2022 McMahon and Wear

- imm[11:0] can hold values in range [-2048<sub>10</sub>, +2047<sub>10</sub>]
- Immediate is always sign-extended to 32-bits before use in an arithmetic operation
- We'll later see how to handle immediates > 12 bits

31		20	19	15	14	12	11		7	6		0
	imm[11:0]		rs1	•	fun	ct3		rd			opcode	
	12		5		3	}		5			7	



# I-Format Example

Computer Science 61C Spring 2022

McMahon and Weaver

addi	x15,	x18,	-50
------	------	------	-----

31		20	19	15	14	12	11	7	6		0
	imm[11:0]		rsi	1	fun	ct3	r	d	(	opcode	
	12		5		3	3	5			7	
31		20	19	15	14	12	11	7	6		0
	imm[11:0]		rsi	1	00	00	r	d	0	010011	-
	12		5		3	3	5			7	



# I-Format Example

Computer Science 61C Spring 2022 McMahon and Weaver

addi	x15,	x18,	-50

31		20	19	15	14	12	11	7	6		0
	imm[11:0]		rs	s1	fun	ct3	r	d		opcode	
	12		[	5		3	5			7	
31		20	19	15	14	12	11	7	6		0
	111111001110		100	010	0	00	011	11		010011	
	12		Į.	5		3	5			7	



# All RV32 I-format Arithmetic/Logical Instructions

Comp	uter Science 61C Spring 2022						McMahon and Weaver
	Immed	diate		funct3		opcode	
	imm[11:0	<u>)</u>	rs1	000	$\operatorname{rd}$	0010011	ADDI
	imm[11:0	0]	rs1	010	$^{\mathrm{rd}}$	0010011	SLTI
	imm[11:0	0]	rs1	011	rd	0010011	SLTIU
	imm[11:0	0]	rs1	100	rd	0010011	XORI
	imm[11:0	0]	rs1	110	rd	0010011	ORI
	imm[11:0	0]	rs1	111	$^{\mathrm{rd}}$	0010011	ANDI
	0000000	$\operatorname{shamt}$	rs1	001	$\operatorname{rd}$	0010011	SLLI
	0000000	$\operatorname{shamt}$	rs1	101	$\operatorname{rd}$	0010011	SRLI
	0100000	$\operatorname{shamt}$	rs1	101	$\operatorname{rd}$	0010011	SRAI
	logical and to shift by	number of bits we y is 31, so we only	y need same	e funct3 field as the corre	esponding	Opcode is the same all arithmetic and logical immediate	I

Berkeley EECS

instructions

# Loads

#### Review: Load Instructions

Computer Science 61C Spring 2022 McMahon and Weav

- Load word
  - Loads one word from memory into the destination register
- Load Byte
  - Loads one byte from memory into the lowest byte of the destination register
  - Value is sign extended
- Load Byte Unsigned
  - Loads one byte from memory into the lowest byte of the destination register
  - Value is not sign extended




#### Review: Load Instructions

Computer Science 61C Spring 2022 McMahon and Weaver

#### Load Byte




Load Byte Unsigned





#### Load Halfword

Computer Science 61C Spring 2022 McMahon and Weaver








# Load Halfword Unsigned

Computer Science 61C Spring 2022

McMahon and Weaver








# Load Instructions are also I-Type

Computer Science 61C Spring 2022

McMahon and Weaver





#### All RV32 Load Instructions

Computer Science 61C Spring 2022 McMahon and Weaver funct3 funct7 opcode imm[11:0]000 rd0000011 LBrs1imm[11:0]0000011 LHrs1001 rdimm[11:0]rs1010rd0000011 LWimm[11:0]100rd0000011 LBU rs1imm[11:0]rs1101rd0000011 LHU

There is no lwu because a register is 32 bits, so its never sign extended

unsigned
0 = signed
1 = unsigned

MSB tells us if it's

Bottom 2 bits tell us how much to load

00: 1 byte

01: 2 bytes

10: 4 bytes



Same

opcode

# Load Example

Computer Science 61C Spring 2022

McMahon and Weaver

#### lw x18, 4(x19)

31		20	19	1	. 5	14	12	11		7	6		0
	imm[11:0]			rs1		fun	ct3		rd			opcode	
	12			5	_	3	3	-	5			7	
31		20	19	1	. 5	14	12	11		7	6		0
	imm[11:0]			rs1		01	LO		rd			000011	
	12			5		3	3		5			7	



# Load Example

Computer Science 61C Spring 2022

McMahon and Weaver

#### lw x5, 4(x19)

31		20	19	15	14	12	11	7	6		0
	imm[11:0]		rs	1	fun	ct3	rd		C	pcode	
	12		5		3	3	5			7	
31		20	19	15	14	12	11	7	6		0
	00000000100		100	11	01	LO	0010	1	C	00011	
	12		5			3	5			7	




# **S-Format**

#### Store Instructions

Computer Science 61C Spring 2022


McMahon and Weaver



- Stores have 2 source registers, no destination
- I-type instructions have 1 source and 1 destination
- We want to prioritize keeping registers in the same place



#### Store Instructions





#### Review: Store Instructions

Computer Science 61C Spring 2022


McMahon and Weave

- Store Word
  - Stores the entire contents of the source register into memory
- Store Byte
  - Stores the least significant byte of the source register into memory
- No Sign extension



#### Store Halfword

Computer Science 61C Spring 2022 McMahon and Weaver



- Stores the lower 16 bits of register x14 into memory at address [x5] + 36
- No sign extension



#### All RV32 Store Instructions

Computer Science 61C Spring 2022 McMahon and Weaver imm[11:5]000 imm[4:0]0100011 SBrs1rs2imm[11:5]0100011 SH001imm[4:0]rs2rs1imm[11:5] imm[4:0]0100011 SWrs2010 rs1Same Bottom 2 bits tell opcode us how much to store 00: 1 byte 01: 2 bytes 10: 4 bytes



# Store Format Example

Computer Science 61C Spring 2022 McMahon and Weaver


#### sw x14, 36(x5)

31	25	24	4	20	19		15	14	12	11	7	6		0
imm[11:5] rs2		rs2			rs1		fun	ct3	t3 imm[4:0]		opcode			
7			5	-		5			3		5		7	
31	25	24	,	20	19		15	14	12	11	7	6		0
imm[11:	5]		rs2			rs1		0:	10	imn	[4:0]		0100011	
7			5			5		,	3		5		7	



### Store Format Example

Computer Science 61C Spring 2022





# **Branches**

#### Recall: Conditional Branches

Computer Science 61C Spring 2022

McMahon & Weaver

- Used for ifs, loops, etc...
- Format: {comparison} {reg1} {reg2} {label}
  - beqbneblt, bltubge, bgeu




## Recall: Incrementing PC

Computer Science 61C Spring 2022

McMahon & Weave

- RV32 instructions are 32 bits = 4 bytes
- When we want to move to the next instruction, the processor increments PC by 4 bytes





### Recall: Conditional Branches

Computer Science 61C Spring 2022

McMahon and Weaver

- Format: {comparison} {reg1} {reg2} {label}
- If we don't branch
  - PC = PC + 4
- If we do branch
  - PC = PC + immediate



## What range of instructions can we branch to?

Computer Science 61C Spring 2022

McMahon and Weave

- 2's complement range: [-2<sup>n-1</sup>, 2<sup>n-1</sup>-1]
- With 12 bits: ± 2<sup>11</sup> bytes away from the PC
- Instructions are 4-bytes, so we can jump  $\pm$  29 instructions away from the current instruction



# Instruction Addressing

Computer Science 61C Spring 2022

McMahon and Weaver

0x10000000	Instruction 0
0x10000004	Instruction 1
0x10000008	Instruction 2
0x1000000C	Instruction 3
0x10000010	Instruction 4
0x10000014	Instruction 5
0x10000018	Instruction 6
0x1000001C	Instruction 7

The last nibble is always 0x(0, 4, 8, or C)

$$0x0 = 0b00 00 
0x4 = 0b01 00 
0x8 = 0b10 00 
0xC = 0b11 00$$

The last two bits are always 0b00



## **Branch Instruction Addressing**

Computer Science 61C Spring 2022 McMahon and Weav

 The last two bits are always 0, so we can increase our range by not storing those bits

encoded immediate = 0b0000 0000 0011

actual immediate offset = 0b00 0000 0000 1100

- (PC + immediate) will go 3 instructions (or 12 bytes) away
- Now, we can jump ± 2<sup>11</sup> instructions (or ± 2<sup>13</sup> bytes) away from the current PC



## RISC-V Feature, n×16-bit instructions

Computer Science 61C Spring 2022 McMahon and Weaver

 Extensions to RISC-V base ISA support 16-bit compressed instructions and also variable-length instructions that are multiples of 16 bits in length



## Instruction Addressing

Computer Science 61C Spring 2022 McMahon and Weaver

0x10000000	Instruction 0
0x10000002	Instruction 1
0x10000004	Instruction 2
0x10000006	Instruction 3
0x10000008	Instruction 4
0x1000000A	Instruction 5
0x1000000C	Instruction 6
0x1000000E	Instruction 7

#### The last nibble always ends in an even number



The last bit is always 0b0

## RISC-V Feature, nx16-bit instructions

Computer Science 61C Spring 2022 McMahon and Weav

- With the 16-bit encoding, we can only save room by not storing the last bit
- Don't want to have two different branch encodings, so we will choose to only discard 1 bit instead of discarding 2 bits
- Range of bytes we can jump to
  - ± 2<sup>12</sup>
- Range of 32-bit instructions we can jump to
  - ± 2<sup>10</sup>



## **Branch Format**

Computer Science 61C Spring 2022


McMahon and Weaver

31	30 25	24 20	19 15	14 12	11 8	7	6 0
imm[12]	imm[10:5]	rs2	rs1	funct3	imm[4:1]	imm[11]	opcode
1	6	5	5	3	4	1	7



## Branch Example

Computer Science 61C Spring 2022 McMahon and Weaver



- Branch offset = 4 instructions
  - (4 instructions x 4 bytes) = 16 bytes
  - 0b 0000 0001 0000



# Branch Layout Example

Computer Science 61C Spring 2022

McMahon and Weaver

#### beq x19, x10, End

 31	30 25	5 24 20	19 15	14 12	11 8	7	6	0
imm[12]	imm[10:5]	rs2	rs1	funct3	imm[4:1]	imm[11]	opcode	
1	6	5	5	3	4	1	7	
31	30 25	5 24 20	19 15	14 12	11 8	7	6	0
imm[12]	imm[10:5]	rs2	rs1	000	imm[4:1]	imm[11]	1100011	
1	6	5	5	3	4	1	7	_



# Branch Layout Example

Computer Science 61C Spring 2022

McMahon and Weaver

#### beq x19, x10, End

31	30 25	24 20	19 15	14 12	11 8	7	6 0
imm[12]	imm[10:5]	rs2	rs1	funct3	imm[4:1]	imm[11]	opcode
1	6	5	5	3	4	1	7
31	30 25	24 20	19 15	14 12	11 8	7	6 0
imm[12]	imm[10:5]	01010	10011	000	imm[4:1]	imm[11]	1100011
1	6	5	5	3	4	1	7



# Branch Layout Example

		1	peq x19	, <b>x</b> 10,	End		
31	30 25	24 20	19 15	14 12	11 8	7	6 0
imm[12]	imm[10:5]	rs2	rs1	funct3	imm[4:1]	imm[11]	opcode
1	6	5	5	3	4	1	7
31	30 25	24 20	19 15	14 12	11 8	7	6 0
0	000000	01010	10011	000	1000	0	1100011
1	6	5	5	3	4	1	7

Branch offset = 16 bytes = 0b 0000 0001 0000



Computer Science 61C Spring 2022

48


McMahon and Weaver

### All RISC-V Branch Instructions

rs2


imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	$_{ m BGE}$
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU

rs1



111

imm[4:1|11]





Computer Science 61C Spring 2022

imm[12|10:5]

McMahon and Weaver

**BGEU** 

#### **Conditional Branches**

Computer Science 61C Spring 2022

McMahon and Weave

- Used for if-else statements and loops
  - These are usually pretty small (< 50 lines of code)</li>
- Branch instructions have a limited range
  - $\pm 2^{10}$  32-bit instructions
- What do we do if the location where we want to jump is farther away?



# **J-Format**

Computer Science 61C Spring 202

McMahon & Weave

 The label that we want to jump to gets translated by the assembler to a 20-bit offset

### **J-Format**

Computer Science 61C Spring 2022


McMahon and Weaver

- 20 bits for immediate field
- Just like with branch instructions, we can leave off the last bit
- So we can jump by
  - ± 2<sup>20</sup> bytes
  - ± 2<sup>18</sup> 32-bit instructions



## J-Format

Computer Science 61C Spring 2022 McMahon and Weaver



_	31	30 21	20	19 12	11 7	6 0
	imm[20]	imm[10:1]	imm[11]	imm[19:12]	rd	opcode
_	1	10	1	8	5	7




Computer Science 61C Spring 2022 McMahon and Weaver

# **JALR**

### Recall: JALR

Computer Science 61C Spring 2022


McMahon & Weaver



## JALR is an I-type Instruction

Computer Science 61C Spring 2022

- Usually used to return from a function (ret)
- imm[11:0] can hold values in range [-2048<sub>10</sub>, +2047<sub>10</sub>]
- Immediate is always sign-extended to 32-bits before use
- Unlike JAL, we must include the last 0 because we are using the I-format which specifies that we include the 0th bit





#### PC-Relative Address vs Absolute Address

Computer Science 61C Spring 2022

McMahon and Weaver

- PC Relative Address
  - Jump to a location based on the current location of the PC
  - PC + offset
- Absolute Address
  - Jump to a location using that location's full address



## Questions on PC-addressing

Computer Science 61C Spring 2022

McMahon and Weaver

- Does the value in branch immediate field change if we change the location of the code in memory?
  - If moving all of code, then no (because PC-relative offsets)




# **U-Format**

## Load Upper Immediate (LUI)

Computer Science 61C Spring 2022

McMahon and Weaver

destination register = immediate << 12</li>



$$x5 = 0xABCDE000$$



## LUI to create long immediates

Computer Science 61C Spring 2022

- LUI writes the upper 20 bits of the destination with the immediate value, and clears the lower 12 bits.
- Together with an ADDI to set low 12 bits, can create any 32bit value in a register using two instructions (LUI/ADDI).

```
LUI x10, 0x87654 # x10 = 0x87654000
ADDI x10, x10, 0x321 # x10 = 0x87654321
```



#### Load Immediate

Computer Science 61C Spring 2022 McMahon and Weave

Pseudo-instruction that performs lui and addi

```
LUI x10, 0x87654 # x10 = 0x87654000
ADDI x10, x10, 0x321 # x10 = 0x87654321

LI x10, 0x87654321 # x10 = 0x87654321
```



#### One Corner Case

Computer Science 61C Spring 2022

McMahon and Weaver

How to set 0xABCDEEEE?

$$\begin{array}{c}
+0 \times ABCDE \\
0 \times FFFFF \\
\hline
0 \times ABCDD
\end{array}$$

$$\begin{array}{c}
+0 \times 0000 \\
0 \times EEE
\end{array}$$



### Solution

Computer Science 61C Spring 2022 McMahon and V

 If the value being added is negative, add 1 to the upper 20 bits before adding the 12-bit value

How to set 0xABCDEEEE?

```
lui x10, ABCDF # x10 = 0xABCDF000
addi x10, 0xEEE # x10 = 0xABCDEEEE
```

• li instruction will automatically handle this corner case




## Add Upper Immediate PC (AUIPC)

Computer Science 61C Spring 2022

McMahon and Weaver

rd = PC + (immediate << 12)</li>



$$x5 = PC + 0xABCDE000$$



# U-Format for Upper Immediate Instructions

31 12	11 7	6 0
imm[31:12]	rd	opcode
20	5	7

lui opcode = 0b0110111 auipc opcode = 0b0010111



Computer Science 61C Spring 2022

McMahon and Weaver

#### LUI and AUIPC with JALR

Computer Science 61C Spring 2022

McMahon and Weave

```
# Call function at any 32-bit absolute address
lui x5, <hi20bits>
jalr ra, x5, <lo12bits>
```

```
# Jump PC-relative with 32-bit offset
auipc x5, <hi20bits>
jalr ra, x5, <lo12bits>
```



# Summary of RISC-V Instruction Formats

Computer Science t	TC Spring 2022										//	IVICIV	wanon and weaver
31	30 25	5 24 2	21	20	19	15	5 14	12	2 11 8	7	6	0	
	funct7	!	rs2		rs1		funct	3	ro	<u> </u>	opc	code	R-type
	$\operatorname{imm}[1$	1:0]			rs1		funct	3	ro	i	opc	code	I-type
10													1 2000 30
i	imm[11:5]	]	rs2		rs1		funct	3	imm	[4:0]	opc	code	S-type
imm[1	$2] \mid \text{imm}[10:5]$	]	rs2		rs1		funct	3	imm[4:1]	imm[11]	opc	code	B-type
		$\operatorname{imm}[$	31:12	<u> </u>					ro	<u>1</u>	opc	code	U-type
$\lim [2$	[0] imm[1	.0:1]	im	m[11]	im	m[1]	9:12]		ro	<u>1</u>	opc	code	J-type
1													



Computer Science 61C Spring 2022

McMahon and Weaver

# Complete RV32I ISA

Computer Science 61C Spring 2022

McMahon and Weaver

	imm[31:12]			rd	0110111	LUI
	imm[31:12]			rd	0010111	AUIPC
im	m[20 10:1 11 1	9:12]		rd	1101111	JAL
imm[11:	0]	rs1	000	rd	1100111	JALR
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU
imm[11:	0]	rs1	000	rd	0000011	LB
imm[11:	1	rs1	001	rd	0000011	LH
imm[11:	0]	rs1	010	rd	0000011	LW
imm[11:	1	rs1	100	rd	0000011	LBU
imm[11:	0]	rs1	101	rd	0000011	LHU
imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	$_{ m SB}$
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW
imm[11:		rs1	000	rd	0010011	ADDI
imm[11:		rs1	010	rd	0010011	SLTI
imm[11:		rs1	011	rd	0010011	SLTIU
imm[11:	1	rs1	100	rd	0010011	XORI
imm[11:		rs1	110	rd	0010011	ORI
imm[11:	0]	rs1	111	rd	0010011	ANDI
000000	1 .	1	001	1	0010011	1 0111

011 011 011 011
)11
)11
)11
)11
)11
)11
)11
)11
)11
)11
)11
111
111
)11
)11
)11
)11
)11
)11
111
)11



SLLI SRLI SRAI ADD SUB SLLSLTSLTU XOR SRLSRAORAND FENCE FENCE.I **ECALL EBREAK CSRRW** CSRRS CSRRC **CSRRWI** CSRRSI **CSRRCI**