RISC-V Processor Design Part 1: The Datapath

Outline:


- 1. Finish up CMOS circuits (nasty realities)
- 2. How to build a processor


Nasty Realities: Delays in CMOS circuits

Computer Science 61C Spring 2022 McMahon and Weaver

More physically realistic model:

- 1. Transistors are not perfect switches
 - A. They leak when off
 - B. They have finite resistance when on
- 2. All circuit nodes have capacitance
 - To change their voltage level must displace charge





Represents the sum of all the capacitance at the output of the inverter and everything to which it connects: (drains, wires, transistor-gate capacitance of next gate(s))




Transistors as water valves


Computer Science 61C Spring 2022

McMahon and Weaver

If electrons are water molecules, transistor resistance like pipe diameters, and capacitors are buckets ...


A "on" p-FET fills up the capacitor with charge.






 $\tau \propto R \cdot C$

A "on" n-FET empties the bucket.






Consequences

Computer Science 61C Spring 2022

- For every logic gate, delay from input change to output change
- The exact amount of the delay depends on:
 - type of gate, how many other gates it's output connects to, IC process details
- For cascaded gates, delay accumulates
- Remember, flip-flops also have details and timing constraints: $\tau_{clk-to-q}$ and τ_{setup}






Therefore, in General ...

Computer Science 61C Spring 2022

McMahon and Weaver



What can we do to reduce T (increase frequency)?



More nasty realities: CMOS circuits use electrical energy (consume power)

Computer Science 61C Spring 20

McMahon and Weaver


Energy is the ability to do work (joules).

<u>Power</u> is rate of expending energy (watts).

Energy Efficiency: energy per operation



- Energy Efficiency limits battery life
- Power limited by heat
- Infrastructure and servers (connected to power grid):
 - Energy Efficiency dictates operation cost
 - Power heat removal contributes to TCO











Switching Energy: Fundamental Physics

Computer Science 61C Spring 2022

Every logic transition dissipates energy.




Models inputs to other gates & wire capacitance



Chip-Level "switching" Power

Computer Science 61C Spring 2022

McMahon and Weaver





Reducing power consumption or improving energy efficiency $P_{sw} = 1/2 \alpha C V_{dd}^2 F$


- Power proportional to F. Can <u>reduce power by reducing</u> <u>frequency.</u> But that doesn't improve energy efficiency (just spreads computation over longer time)
- Energy efficiency:
 - $E_{SW} \propto {V_{dd}}^2$ but $\tau_{logic} \propto V_{dd}$
 - Therefore can improve energy efficiency by lowering supply voltage and making up for less performance by using parallelism



Great Idea #1: Abstraction

Computer Science 61C Spring 2022

McMahon and Weaver



11

Welcome To Marionette Time

Computer Science 61C Spring 2022

- The next couple of lectures are going to describe how we build a complete processor
 - Consists of two pieces:
 The *Datapath* that implements the computation
 The *Control Logic* that looks at the instruction and tells the datapath what to do
- Think of it like a Marionette
 - The puppet is the datapath
 - The strings are pulled the control logic
- Today we will mostly focus on the puppet





Recap: Complete RV32I ISA

Computer Science 61C Spring 2022

McMahon and Weaver

imm[31:12]		rd	0110111	LUI
imm[31:12]		rd	0010111	AUIP
imm[20 10:1 11 19:12]		rd	1101111	JAL
m[11:0] rs	s1 000	rd	1100111	JALR
5] rs2 rs	s1 000	imm[4:1 11]	1100011	BEQ
5] rs2 rs	s1 001	imm[4:1 11]	1100011	BNE
5] rs2 rs	s1 100	imm[4:1 11]	1100011	BLT
5 rs2 rs	s1 101	imm[4:1 11]	1100011	BGE
	s1 110	imm[4:1 11]	1100011	BLTU
5 rs2 rs	s1 111	imm[4:1 11]	1100011	BGEU
m[11:0] rs	s1 000	rd	0000011	LB
m[11:0] rs	sl 001	rd	0000011	LH
m[11:0] rs	s1 010	rd	0000011	LW
m[11:0] rs	sl 100	rd	0000011	LBU
m[11:0] rs	sl 101	rd	0000011	LHU
rs2 rs	s1 000	imm[4:0]	0100011	SB
rs2 rs	s1 001	imm[4:0]	0100011	SH
rs2 rs	s1 010	imm[4:0]	0100011	SW
m[11:0] rs	s1 000	rd	0010011	ADDI
m[11:0] rs	sl 010	rd	0010011	SLTI
m[11:0] rs	sl 011	rd	0010011	SLTIU
m[11:0] rs	sl 100	rd	0010011	XORI
m[11:0] rs	sl 110	rd	0010011	ORI
m[11:0] rs	sl 111	rd	0010011	ANDI

0000000		shamt	rsl	001	rd	0010011
0000000	1	sharnt	rsl	101	rd	0010011
0100000)	shamt	rs1	101	rd	0010011
0000000)	rs2	rs1	000	rd	0110011
0100000	1	rs2	rs1	000	rd	0110011
0000000)	rs2	rsl	001	rd	0110011
0000000)	rs2	rsl	010	rd	0110011
0000000)	rs2	rsl	011	rd	0110011
0000000		rs2	rsl	100	rd	0110011
0000000)	rs2	rs1	101	rd	0110011
0100000)	rs2	rs1 rs1	101 110	rd rd	0110011
0000000)	rs2				0110011
0000000		rs2	rs1	111	rd	0110011
0000	pred	Succ	00000	000	00000	0001111
0000	0000	0000	00000	001	00000	0001111
000	000000000		00000	000	00000	1110011
000	000000001		00000	000	00000	1110011
	csr	1 - 1	rsl	001	rd rd	1110011
csr Not		rs		rd	1110011	
csr csr			rsl	011	rd	1110011
			zimm	101	rd	1110011
	csr		zimm	110	rd	1110011
	csr	10	zimm	111	rd	1110011



SLLI SRLI SRAI ADD SUB SLLSLT SLTU XOR SRL SRA OR AND FENCE FENCE.I ECALL EBREAK CSRRW CSRRS CSRRC CSRRWI CSRRSI **CSRRCI**

"State" Required by RV32I ISA

Computer Science 61C Spring 2022

Each instruction reads and updates this state during execution:

- Registers (x0..x31)
 - Register file (or regfile) Reg holds 32 registers x 32 bits/register: Reg[0].. Reg[31]
 - First register read specified by rs1 field in instruction
 - Second register read specified by rs2 field in instruction
 - Write register (destination) specified by rd field in instruction
 - x0 is always 0 (writes to Reg[0] are ignored)
- Program Counter (PC)
 - Holds address of current instruction
- Memory (MEM)
 - Holds both instructions & data, in one 32-bit byte-addressed memory space
 - We'll use separate memories for instructions (IMEM) and data (DMEM)
 - Later we'll replace these with instruction and data caches
 - Instructions are read (fetched) from instruction memory (assume **IMEM** read-only)
 - Load/store instructions access data memory



McMahon and Weaver


One-Instruction-Per-Cycle RISC-V Machine

Computer Science 61C Spring 2022 McMahon and Weaver

On every tick of the clock, the processor executes one instruction

clock

- Current state outputs drive the inputs to the combinational logic, whose outputs settles at the values of the state before the next clock edge
- 2. At the rising clock edge, all the state elements are updated with the combinational logic outputs, and execution moves to the next clock cycle
- 3. Separate instruction/data memory: For simplification, memory is asynchronous read (not clocked), but synchronous write (is clocked)



Basic Phases of Instruction Execution

Computer Science 61C Spring 2022 McMahon and Weaver rd Reg[] IMEM rs1 **DMEM ALU** rs2 imm MXX IF ID EX MEM **WB** 3. Execute 4. Memory 5. Register 2. Decode/ 1. Instruction Register Write Fetch Read Clock time



Implementing the add instruction

Computer Science 61C Spring 2022

McMahon and Weaver

0000000	rs2	rs1	000	rd	0110011	ADD
The Control of the Co						


Instruction makes two changes to machine's state:

Reg[rd] = Reg[rs1] + Reg[rs2]

$$PC = PC + 4$$




Datapath for add





Timing Diagram for add




Implementing the **sub** instruction

Computer Science 61C Spring 2022					M	IcMahon and Weaver
0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	\Box SUB

- Almost the same as add, except now have to subtract operands instead of adding them
- inst[30] selects between add and subtract



Datapath for add/sub





Implementing other R-Format instructions

Computer Science 61C Spring 2022					Mo	cMahon and Weaver
0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
0000000	rs2	rs1	001	rd	0110011	SLL
0000000	rs2	rs1	010	rd	0110011	SLT
0000000	rs2	rs1	011	rd	0110011	SLTU
0000000	rs2	rs1	100	rd	0110011	XOR
0000000	rs2	rs1	101	rd	0110011	SRL
0100000	rs2	rs1	101	rd	0110011	SRA
0000000	rs2	rs1	110	rd	0110011	OR
0000000	rs2	rs1	111	rd	0110011	AND



Implementing the addi instruction


Computer Science 61C Spring 2022 McMahon and Weaver

RISC-V Assembly Instruction: addi x15, x1, -50

31	20 19	15 14	12 11	7 6 0
imm[11:0]	rs1	funct3	rd	opcode
12	5	3	5	7
		_	_	
111111001110	00001	000	01111	0010011
imm 50	ro1 1		rd 15	OD Imm
imm=-50	rs1=1	AUU	rd=15	OP-Imm




Datapath for add/sub







Adding addi to datapath





I-Format immediates






- High 12 bits of instruction (inst[31:20]) copied to low 12 bits of immediate (imm[11:0])
 - Immediate is sign-extended by copying value of inst[31] to fill the upper 20 bits of the immediate value (imm[31:12])



imm[31:0]

Adding addi to datapath





Implementing Load Word instruction

Computer Science 61C Spring 2022

McMahon and Weaver

RISC-V Assembly Instruction:


 $1w \times 14, 8(x2)$

31	20 19	15 14	12 11	7 6 0
imm[11:0]	rs1	funct3	rd	opcode
12	5	3	5	7

00000001000	00010	010	01110	0000011
imm=+8	rs1=2	LW	rd=14	LOAD




Adding addi to datapath






Adding 1w to datapath





Adding 1w to datapath





All RV32 Load Instructions

om	puter Science 61C Spring 2022				N	lcMahon and Weaver
						_
	imm[11:0]	rs1	000	rd	0000011	LB
	imm[11:0]	rs1	001	rd	0000011	LH
	imm[11:0]	rs1	010	rd	0000011	LW
	imm[11:0]	rs1	100	rd	0000011	LBU
	imm[11:0]	rs1	101	rd	0000011	LHU

funct3 field encodes size and signedness of load data

• Supporting the narrower loads requires additional circuits to extract the correct byte/halfword from the value loaded from memory, and sign- or zero-extend the result to 32 bits before writing back to register file.




Implementing Store Word instruction

Computer Science 61C Spring 2022

McMahon and Weaver


RISC-V Assembly Instruction:

sw x14, 8(x2)






Adding 1w to datapath






Adding sw to datapath







Adding sw to datapath





I-Format immediates






imm[31:0]

- High 12 bits of instruction (inst[31:20]) copied to low 12 bits of immediate (imm[11:0])
- Immediate is sign-extended by copying value of inst[31] to fill the upper 20 bits of the immediate value (imm[31:12])



I & S Immediate Generator



Other bits in immediate are wired to fixed positions in instruction

38


Implementing Branches

McMohon and Wagyer										
Computer Science 61C Spring 2022 McMahon and Weaver										
922										
0										
U										
1										
opcode										
opeode										
1										
_										

- B-format is mostly same as S-Format, with two register sources (rs1/rs2) and a 12-bit immediate
- But now immediate represents values -4096 to +4094 in 2byte increments
- The 12 immediate bits encode even 13-bit signed byte offsets (lowest bit of offset is always zero, so no need to store it)




Adding sw to datapath






Adding branches to datapath





Adding branches to datapath






Branch Comparator

Computer Science 61C Spring 2022

McMahon and Weaver

- BrEq = 1, if A=B
- BrLT = 1, if A < B
- BrUn =1 selects unsigned comparison for BrLT, 0=signed

BGE branch: A >= B, if !(A<B)






Implementing JALR Instruction (I-Format)

omputer S	Science 61C Spring 2022									McMahon and We
	31		20 19		15 14	4 12	11	,	7 6	0
•		imm[11:0]		rs1	f	funct3		rd	opcode	
·		12	·	5	•	3		5	7	
		offset[11:0]		base		0	(dest	JALR	

- Sets PC = Reg[rs1] + immediate
- Uses same immediates as arithmetic and loads
 - no multiplication by 2 bytes




Adding branches to datapath






Adding jalr to datapath





Adding jalr to datapath






Implementing jal Instruction

puter	Science 61C Spring 2022									McMahon and W
	31	30		21	20	19	12 11	7	6	0
	imm[20]		imm[10:1]		imm[11]	imm[19:12]	rd	opcode	
	1		10		1	8		5	7	
$\mathrm{offset}[20:1]$							(dest	JAL	

- JAL saves PC+4 in Reg[rd] (the return address)
- Set PC = PC + offset (PC-relative jump)
- Target somewhere within ±2¹⁹ locations, 2 bytes apart
 - ±2¹⁸ 32-bit instructions
- Immediate encoding optimized similarly to branch instruction to reduce hardware cost




Adding jal to datapath






Adding jal to datapath





Single-Cycle RISC-V RV32I Datapath





And in Conclusion, ...

Computer Science 61C Spring 2022

Universal datapath

- Capable of executing all RISC-V instructions in one cycle each
- datapath is the "union" of all the units used by all the instructions. Muxes provide the options.
- Not all units (hardware) used by all instructions
- 5 Phases of execution
 - IF, ID, EX, MEM, WB
 - Not all instructions are active in all phases
- Controller specifies how to execute instructions



McMahon and Weave