Computer Science 61C McMahon & Weaver

CS 61C: Great Ideas in Computer Architecture

Lecture 13: RISC-V Control & Operating Speed

Agenda

- Completion of Single-Cycle RISC-V Datapath
- Controller
- Instruction Timing
- Performance Measures
- Introduction to Pipelining
- Pipelined RISC-V Datapath
- And in Conclusion, ...




Implementing jal Instruction

puter	Science 61C									McMahon and W
	31	30		21	20	19	12 11	7	6	0
	imm[20]		imm[10:1]		imm[11]	imm[19:12] rd		opcode	
	1		10		1	8	5		7	
			offset[20:1	1		des	t	JAL	

- JAL saves PC+4 in Reg[rd] (the return address)
- Set PC = PC + offset (PC-relative jump)
 - Target somewhere within ±2¹⁹ locations, 2 bytes apart
 - ±2¹⁸ 32-bit instructions
 - Immediate encoding optimized similarly to branch instruction to reduce hardware cost




Adding jal to datapath






Adding jal to datapath





Single-Cycle RISC-V RV32I Datapath





Recap: Complete RV32I ISA

LUI

JAL

JALR

BEQ

BNE

BLT

BGE

BLTU

BGEU

LB

LH

LW

LBU

LHU

SB

SH

SW

ADDI

SLTI

AUIPC

	imm[31:12]			rd	011011
	imm[31:12]			rd	001011
imn	1[20 10:1 11 1:	9:12]		rd	110111
imm[11:0		rs1	000	rd	110011
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	110001
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	110001
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	110001
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	110001
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	110001
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	110001
imm[11:0		rs1	000	rd	000001
imm[11:0]	rs1	001	rd	000001
imm[11:0]	rs1	010	rd	000001
imm[11:0]	rs1	100	rd	000001
imm[11:0]	rs1	101	rd	000001
imm[11:5]	rs2	rs1	000	imm[4:0]	010001
imm[11:5]	rs2	rs1	001	imm[4:0]	010001
imm[11:5]	rs2	rs1	010	imm[4:0]	010001
imm[11:0]	rs1	000	rd	001001
imm[11:0]	rs1	010	rd	001001
imm[11:0]	rs1	011	rd	001001
imm[11:0		rs1	100	rd	001001
imm[11:0		rs1	110	rd	001001
imm[11:0		rs1	111	rd	001001

RV32I has 47 instructions total
37 instructions covered in CS610

000000	00	shamt	rs1	001	rd	0010011
000000	00	shamt	rs1	101	rd	0010011
010000	00	shamt	rs1	101	rd	0010011
000000	00	rs2	rs1	000	$^{\mathrm{rd}}$	0110011
010000	00	rs2	rs1	000	rd	0110011
000000	00	rs2	rs1	001	rd	0110011
000000	00	rs2	rs1	010	rd	0110011
000000	00	rs2	rs1	011	rd	0110011
000000	00	rs2	rs1	100	rd	0110011
000000	00	rs2	rs1	101	rd	0110011
010000	00	rs2	rs1	101	rd	0110011
000000	00	rs2	rs1	110	rd	0110011
000000	00	rs2	rs1	111	rd	0110011
0000	prec	i succ	00000	000	00000	0001111
0000	0000	0000	00000	001	00000	0001111
00	00000000	000	00000	000	00000	1110011
00000000001			00000	000	00000	1110011
csr Not		rs1	001	rd	1110011	
	csr		rs		- rd	1110011

Remaining instructions (ex: lui, auipc) can be implemented with no significant additions to the datapath: adding a "pass B" option to the ALU and another immediate decoding option. Rest is all control logic



SLLI

SRLI

SRAI.

ADD

SUB

SLL

SLT

SLTU

XOR.

SRL

SRA

OR

AND

FENCE

FENCE.I

EBREAK

ECALL

CSRRW

CSRRS

SRRC SRRWI

SRRSI SRRCI

And in Conclusion, ...

- Universal datapath
 - Capable of executing all RISC-V instructions in one cycle each
 - datapath is the "union" of all the units used by all the instructions. Muxes provide the options.
 - Not all units (hardware) used by all instructions
- 5 Phases of execution
 - IF, ID, EX, MEM, WB
 - Not all instructions are active in all phases
- Controller specifies how to execute instructions



Agenda

Computer Science 61C


- Finish Single-Cycle RISC-V Datapath
- Controller
- Instruction Timing
- Performance Measures
- Introduction to Pipelining
- Pipelined RISC-V Datapath
- And in Conclusion, ...



9

Processor


Computer Science 61C McMahon and Weaver



Processor-Memory Interface



Single-Cycle RISC-V RV32I Datapath





Control Logic "Truth Table" (incomplete)

Inst[31:0]	BrEq	BrLT	PCSel	ImmSel	BrUn	ASel	BSel	ALUSel	MemRW	RegWEn	WBSel	*
add	*	*	+4	-	-	Reg	Reg	Add	Read	1	ALU	
sub	*	*	+4	-	-	Reg	Reg	Sub	Read	1	ALU	- "(
(R-R Op)	*	*	+4	-	-	Reg	Reg	(Op)	Read	1	ALU	u
addi	*	*	+4	I	-	Reg	lmm	Add	Read	1	ALU	V
lw	*	*	+4	I	-	Reg	lmm	Add	Read	1	Mem	
sw	*	*	+4	S	-	Reg	Imm	Add	Write	0	-	
beq	0	*	+4	В	-	PC	lmm	Add	Read	0	-	
beq	1	*	ALU	В	-	PC	lmm	Add	Read	0	-	
bne	0	*	ALU	В	-	PC	lmm	Add	Read	0	-	
bne	1	*	+4	В	-	PC	lmm	Add	Read	0	-	
blt	*	1	ALU	В	0	PC	Imm	Add	Read	0	-	
bltu	*	1	ALU	В	1	PC	Imm	Add	Read	0	-	
jalr	*	*	ALU	I	-	Reg	lmm	Add	Read	1	PC+4	
jal	*	*	ALU	J	-	PC	Imm	Add	Read	1	PC+4	
auipc	*	*	+4	U	-	PC	Imm	Add	Read	1	ALU	

* means "for all values" - means "don't care, use any value"


Note: Instruction type encoded using only 9 bits inst[30],inst[14:12], inst[6:2]

	imm[31:12]			rd	0110111	LUI
	imm[31:12]	4.9		rd	0010111	AUIP
	120 10:1 11 1	9:12]		rd	1101111	JAL
imm[11:0		rs1	000	rd	1100111	JALR
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGE
imm[11:0		rs1	000	rd	0000011	LB
imm[11:0		rs1	001	rd	0000011	LH
imm[11:0]	rs1	010	rd	0000011	LW
imm[11:0		rs1	100	rd	0000011	LBU
imm[11:0]	rs1	101	rd	0000011	LHU
imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	SB
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW
imm[11:0]	rs1	000	rd	0010011	ADD
imm[11:0]	rs1	010	rd	0010011	SLTI
imm[11:0]	rs1	011	rd	0010011	SLTI
imm[11:0		rs1	100	rd	0010011	XOR.
imm[11:0]	rs1	110	rd	0010011	ORI
imm[11:0		rs1	111	rd	0010011	AND

ins	t[30]		in	st[14	:12]	inst[6:2	2]
. /	<i>l</i>			. 1 .		<u> </u>	
000000	0	shamt	rs1	001	rd	0010011	SLLI
000000	0	shamt	rs1	101	rd	0010011	SRLI
0100000	0	shamt	rs1	101	rd	0010011	SRAI
0000000	0	rs2	rs1	000	rd	0110011	ADD
0100000	0	rs2	rs1	000	rd	0110011	SUB
0000000	0	rs2	rs1	001	rd	0110011	SLL
0000000	0	rs2	rs1	010	rd	0110011	SLT
0000000	0	rs2	rs1	011	rd	0110011	SLTU
0000000	0	rs2	rs1	100	rd	0110011	XOR
0000000	0	rs2	rs1	101	rd	0110011	SRL
0100000	0	rs2	rs1	101	rd	0110011	SRA
0000000	0	rs2	rs1	110	$^{\mathrm{rd}}$	0110011	OR
0000000	0	rs2	rs1	111	rd	0110011	AND
0000	pred	succ	00000	000	00000	0001111	FENCE
0000	0000	0000	00000	001	00000	0001111	FENCE.I
000	000000000	00	00000	000	00000	1110011	ECALL
000	00000000001		00000	000	00000	1110011	EBREAK
	csr		rs1	001	rd	1110011	CSRRW
	csr Not		rs		rd	1110011	CSRRS
	csr		rs1	011	rd	1110011	CSRRC
csr		zimm	101	rd	1110011	CSRRWI	
	csr		zimm	110	rd	1110011	CSRRSI
	csr		zimm	111	rd	1110011	CSRRCI



Control Block Design






Controller Realization Options

- ROM (Read-Only Memory)
 - Regular structure made from transistors
 - Can be easily reprogrammed during the design process to
 - fix errors
 - add instructions
 - Popular when designing control logic manually
- Combinatorial Logic
 - Today, chip designers often use logic synthesis tools to convert truth tables to networks of gates
 - Logic equation for each control signal (common sub-expressions shared among control signal equations)
 - Can exploit output "don't cares" and input "for all values" to simplify circuit.



ROM (read only memory) Controller Implementation




Agenda

- Finish Single-Cycle RISC-V Datapath
- Controller
- Instruction Timing
- Performance Measures
- Introduction to Pipelining
- Pipelined RISC-V Datapath
- And in Conclusion, ...



Typical Approximate Worst-Case Instruction Timing



	IF	ID	EX	MEM	WB	Total
	I-MEM	Reg Read	ALU	D-MEM	Reg W	
Berkeley EECS	200 ps	100 ps	200 ps	200 ps	100 ps	800 ps

Instruction Timing

Instr	IF = 200ps	ID = 100ps	ALU = 200ps	MEM=200ps	WB = 100ps	Total
add	Χ	X	X		X	600ps
beq	Χ	X	X			500ps
jal	X	X	X			500ps
lw	X	X	X	X	X	800ps
SW	X	X	X	X		700ps

- How can we keep data-path resources (such as ALU) busy all the time?
- For ALU could have 5 billion adds/sec, rather than just 1.25 billion?
- Idea: Factories "assembly line" all equipment is always busy!



Agenda

- Finish Single-Cycle RISC-V Datapath
- Controller
- Instruction Timing
- Performance Measures
- Introduction to Pipelining
- Pipelined RISC-V Datapath
- And in Conclusion, ...



Performance Measures

- "Our" RISC-V executes instructions at 1.25 GHz
 - 1 instruction every 800 ps
- Can we improve its performance?
 - What do we mean with this statement?
 - Not so obvious:
 - Less time for each instruction?
 - More instructions per unit time?
 - Aren't these the same? Yes, for our simple single-cycle processor, but not so when we employ parallelism.
 - Is energy efficiency a measure of performance?



Transportation Analogy

Computer Science 61C





Weaver

	Race Car	Bus
Passenger Capacity	1	50
Travel Speed	200 mph	50 mph
Gas Mileage	5 mpg	2 mpg

50 Mile trip:

	Race Car	Bus
Travel Time	15 min	60 min
Time for 100 passengers	1500 min	120 min
Gallons per passenger	10 gallons	0.5 gallons



Procesor Analogy

Transportation	Computer
Trip Time	Instruction execution time (latency)
Time for 100 passengers	Total number of instructions executed per unit time (throughput)
Gallons per passenger	Energy per instruction (energy efficiency): e.g. how many total instructions executed per battery charge or per unit on energy bill for datacenter



Computer Task-level Analogy

Transportation	Computer
Trip Time	Program execution time (<i>latency</i>): e.g. time to update display
Time for 100 passengers	Total number of tasks per unit time (throughput): e.q. number of server requests handled per hour
Gallons per passenger	Energy per task <i>(energy efficiency):</i> e.g. how many movies you can watch per battery charge or energy bill for datacenter



"Iron Law" of Processor Performance

$$\frac{time}{program} = \frac{instructions}{program} \cdot \frac{cycles}{instruction} \cdot \frac{time}{cycle}$$



Instructions per Program

Computer Science 61C

McMahon and Weaver

Determined by

$$\frac{time}{program} = \frac{instructions}{program} \cdot \frac{cycles}{instruction} \cdot \frac{time}{cycle}$$

- Task specification
- Algorithm, e.g. O(N²) vs O(N)
- Programming language
- Compiler
- Instruction Set Architecture (ISA)



(Average) Clock cycles per Instruction

Computer Science 61C McMahon and Weave

Determined by

$$\frac{time}{program} = \frac{instructions}{program} \cdot \frac{cycles}{instruction} \cdot \frac{time}{cycle}$$

- ISA (CISC versus RISC)
- Processor implementation (or *microarchitecture*)
 - E.g. for "our" single-cycle RISC-V design, CPI = 1
- Pipelined processors, CPI >1 (next lecture)
- Superscalar processors, CPI < 1 (next lecture)



Time per Cycle (1/Frequency)

Computer Science 61C McMahon and Weaver

$$\frac{time}{program} = \frac{instructions}{program} \cdot \frac{cycles}{instruction} \cdot \frac{time}{cycle}$$

Determined by

- Processor microarchitecture (determines critical path through logic gates)
- Technology (e.g. 5nm versus 14nm)
- Supply voltage (lower voltage reduces transistor speed, but improves energy efficiency)



Speed Tradeoff Example

Computer Science 61C McMahon and Weaver

For some task (e.g. image compression) ...

	Processor A	Processor B
# Instructions	1 Million	1.5 Million
Average CPI	2.5	1
Clock rate f	2.5 GHz	2 GHz
Execution time	1 ms	0.75 ms

Processor B is faster for this task, despite executing more instructions and having a lower clock rate!



Energy per Task

Computer Science 61C McMahon and Weaver instructions energy energy instruction program program instructions energy program program "Capacitance" depends on Supply voltage, technology, microarchitecture, e.g. 1V circuit details

Want to reduce capacitance and voltage to reduce energy/task



Energy Tradeoff Example

Computer Science 61C

 For instance, "Next-generation" processor (Moore's law):

- Capacitance, C:
- Supply voltage, V_{sup}:
- Energy consumption:

reduced by 15 %

reduced by 15 %

 $(.85C)(.85V)^2 = .63E = > -39 \%$ reduction

- Significantly improved energy efficiency thanks to
 - Moore's Law AND
 - Reduced supply voltage



Energy "Iron Law"

Computer Science 61C

- Energy efficiency (e.g., instructions/Joule) is key metric in all computing devices
- For power-constrained systems (e.g., 20MW datacenter), need better energy efficiency to get more performance at same power
- For energy-constrained systems (e.g., 1W phone), need better energy efficiency to prolong battery life

 $performance = power \cdot energy \ efficiency$ (tasks/second) (Joules/sec) (tasks/Joule)




End of Scaling

- In recent years, industry has not been able to reduce supply voltage much, as reducing it further would mean increasing "leakage power" where transistor switches don't fully turn off (more like dimmer switch than on-off switch)
- Also, size of transistors and hence capacitance, not shrinking as much as before between transistor generations
 - Rather than horizontal modern CMOS uses vertically-aligned transistors to pack them closer together... But that doesn't reduce capacitance just allows for higher density
- Power becomes a growing concern the "power wall"
- Cost-effective air-cooled chip limit around ~150W



Processor Trends





Agenda

- Finish Single-Cycle RISC-V Datapath
- Controller
- Instruction Timing
- Performance Measures
- Introduction to Pipelining
- Pipelined RISC-V Datapath
- And in Conclusion, ...



Pipelining

- A familiar example:
 - Getting a university degree




- Shortage of Computer scientists (your startup is growing):
 - How long does it take to educate 16,000 students?



Computer Scientist Education

Computer Science 61C

McMahon and Weaver



Option 2: pipelining



Latency versus Throughput

Computer Science 61C

Latency

- Time from entering college to graduation
- Serial4 years
- Pipelining4 years


Throughput

- Average number of students graduating each year
- Serial 1000
- Pipelining 4000
- Pipelining
 - Increases throughput (4x in this example)
 - But can never improve latency
 - sometimes worse (additional overhead)



Simultaneous versus Sequential

- What happens sequentially?
- What happens simultaneously? A form of parallel processing!





Agenda


Computer Science 61C

- Finish Single-Cycle RISC-V Datapath
- Controller
- Instruction Timing
- Performance Measures
- Introduction to Pipelining
- Pipelined RISC-V Datapath
- And in Conclusion, ...




Pipelining with RISC-V

instruction sequence



Pipelining with RISC-V





	Single Cycle	Pipelining
Timing	t _{step} = 100 200 ps	t_{cycle} = 200 ps
	(Register access only 100 ps)	All cycles same length
Instruction time, $t_{instruction}$	$= t_{cycle} = 800 \text{ ps}$	1000 ps
Clock rate, f_s	1/800 ps = 1.25 GHz	1/200 ps = 5 GHz
Relative speed	1 x	4 x

Sequential vs Simultaneous


Computer Science 61C McMahon and Weaver What happens sequentially, what happens simultaneously? **t**instruction IMI add t0, t1, t2 ΙM or t3, t4, t5 instruction sequence DM sll t6, t0, t3 IM sw t0, 4(t3) lw t0, 8(t3) cycle addi t2, t2, 1 = 200 psIM Berkeley EECS

RISC-V Pipeline






Single-Cycle RISC-V RV32I Datapath





Pipelining RISC-V RV32I Datapath






Pipelined RISC-V RV32I Datapath

Computer Science 61C McMahon and Weaver


Recalculate PC+4 in M stage to avoid sending both PC and PC+4 down pipeline



Must pipeline instruction along with data, so control operates correctly in each stage



Each stage operates on different instruction




Pipeline registers separate stages, hold data for each instruction in flight



Pipelined Control

- Control signals derived from instruction
 - As in single-cycle implementation
 - Information is stored in pipeline registers for use by later stages





And in Conclusion, ...

Computer Science 61C

Controller

Tells universal datapath how to execute each instruction

Instruction timing

- Set by instruction complexity, architecture, technology
- Pipelining increases clock frequency, "instructions per second"
 - But does not reduce time to complete instruction

Performance measures

- Different measures depending on objective
 - Response time
 - Jobs / second
 - Energy per task



Agenda

- RISC-V Pipeline
- Pipeline Control
- Next time:
 - Hazards
 - Structural
 - Data
 - R-type instructions
 - Load
 - Control
 - Superscalar processors

