
Caches

Components of a Computer


Computer Science 61C Spring 2022

McMahon and Weaver





Processor-DRAM Latency Gap




1980 microprocessor executes ~one instruction in same time as DRAM access 2020 microprocessor executes ~1000 instructions in same time as DRAM access

Berkeley **EECS** Slow DRAM access could have disastrous impact on CPU performance!

Library Analogy

Computer Science 61C Spring 2022 McMahon and Weaver

- Time to find a book in a large library
 - Search a large card catalog (mapping title/author to index number)
 - Round-trip time to walk to the stacks and retrieve the desired book
- Larger libraries worsen both delays
- Electronic memories have same issue, plus the technologies used to store a bit slow down as density increases (e.g., SRAM vs. DRAM vs. Disk)





What to do: Library Analogy

Computer Science 61C Spring 2022

McMahon and Weave

- Write a report using library books
- Go to library, look up books, fetch from stacks, and place on desk in library
- If need more, check out, keep on desk
 - But don't return earlier books since might need them
- You hope this collection of ~10 books on desk enough to write report, despite 10 being only 0.00001% of books in UC Berkeley libraries



Memory Caching

Computer Science 61C Spring 2022

McMahon and Weaver

 Mismatch between processor and memory speeds leads us to add a new level...

- Introducing a "memory cache"
- Usually on the same chip as the CPU
 - Faster but more expensive than DRAM memory.
- Cache is a copy of a subset of main memory
- Most processors have separate caches for instructions and data.




Memory Hierarchy

Computer Science 61C Spring 2022

McMahon and Weaver

- If level closer to Processor, it is:
 - Smaller
 - Faster
 - More expensive
 - subset of lower levels (contains most recently used data)
- Lowest Level (usually disk=HDD/SSD) contains all available data
- Memory Hierarchy presents the processor with the illusion of a very large & fast memory





Memory Hierarchy

Computer Science 61C Spring 2022

McMahon and Weaver

- Programmer-invisible hardware mechanism
- Gives illusion of the speed of the fastest memory with the size of the largest memory
- How do we make it fast?
 - Hierarchy
- How do we make it appear large?
 - Keep the right data in the cache



Memory Hierarchy Basis

Computer Science 61C Spring 2022

- Cache contains copies of data that are being used
- Caches work on the principles of temporal and spatial locality.
 - Temporal locality (locality in time): If we use it now, chances are that we'll want to use it again soon.
 - Spatial locality (locality in space): If we use a piece of memory, chances are we'll use the neighboring pieces soon.



9

Taking Advantage of Locality

Computer Science 61C Spring 2022

Temporal Locality

- If a memory location is referenced then it will tend to be referenced again soon
- ⇒ Keep most recently accessed data items closer to the processor

Spatial Locality


- If a memory location is referenced, the locations with nearby addresses will tend to be referenced soon
- → Move blocks consisting of contiguous words closer to the processor



Adding Cache to the Computer

Computer Science 61C Spring 2022

McMahon and Weaver






Memory Reference Patterns

Computer Science 61C Spring 2022

McMahon and Weaver






Donald J. Hatfield, Jeanette Gerald: Program Restructuring for Virtual Memory. IBM Systems Journal 10(3): 168-192 (1971)



Good Memory Reference Patterns

Computer Science 61C Spring 2022 McMahon and Weaver



Memory Access without Cache

Computer Science 61C Spring 2022

McMahon and Weaver

- Load word instruction: lw t0 0(t1)
- t1 contains 0x12F0 Memory[0x12F0] = 99

- 1. Processor issues address 0x12F0 to Memory
- 2. Memory reads word at address 0x12F0 (99)
- 3. Memory sends 99 to Processor
- 4. Processor loads 99 into register t0



Memory Access with Cache

Computer Science 61C Spring 2022

McMahon and Weaver

- Load word instruction: lw t0,0(t1)
- t1 contains 0x12F0 Memory[0x12F0] = 99
- With cache: Processor issues address 0x12F0 to Cache
 - 1. Cache checks to see if has copy of data at address 0x12F0 2a. If finds a match (Hit): cache reads 99, sends to processor 2b. No match (Miss): cache sends address 0x12F0 to Memory
 - Memory reads 99 at address 0x12F0
 - II. Memory sends 99 to Cache
 - III. Cache replaces word which can store 0x12F0 with new 99
 - IV. Cache sends 99 to processor
 - 2. Processor loads 99 into register t0



Cache Hit vs Cache Miss

Computer Science 61C Spring 2022

Cache Hit

- The data you were looking for is in the cache
- Retrieve the data from the cache and bring it to the processor

Cache Miss

- The data you were looking for is not in the cache
- Go to the memory to find the data, put the data in the cache, and bring it to the processor




How is our data stored in the cache?

Computer Science 61C Spring 2022

McMahon and Weaver

- Fully Associative
- Direct Mapped
- Set-Associative





Valid Bit


Computer Science 61C Spring 2022

McMahon and Weaver

 When start a new program, cache does not have valid information for this program

- Need an indicator whether this tag entry is valid for this program
- Add a "valid bit" to the cache tag entry
- 0 => cache miss, even if by chance, address = tag
- 1 => cache hit, if processor address = tag





Terminology


Computer Science 61C Spring 2022

McMahon and Weaver

- Cache line/block
 - A single entry in the cache
- Line size / block size
 - The number of bytes in each cache line
- Tag
 - Identifies the data stored at a given cache line
- Valid bit
 - Tells you if the data stored at a given cache line is valid
- Capacity
- The total number of data bytes that can be stored in a cache Berkeley EECS


Computer Science 61C Spring 2022

McMahon and Weaver






Fully Associative Cache Address Breakdown










Berkeley EECS




Locality

Computer Science 61C Spring 2022


McMahon and Weaver

- Temporal locality
 - The data we access is saved in the cache for potential future use
- Spatial locality
 - We bring in a chunk of data at a time because there is a good chance that we will want to access other data within the chunk













































Eviction Policies


Computer Science 61C Spring 2022

McMahon and Weaver


- Least-Recently Used
 - Hardware keeps track of access history
 - Replace the entry that has not been used for the longest time



- 0 = Most recently used (MRU)
- 3 = Least recently used (LRU)




0 = Most recently used (MRU) 1 = Least recently used (LRU)




0 = Most recently used (MRU)

1 = Least recently used (LRU)



0 = Most recently used (MRU) 1 = Least recently used (LRU)



Handling Stores

Computer Science 61C Spring 2022 McMahon and Weaver

- Store instructions write to memory, changing values
- Need to make sure cache and memory have consistent information



Write-through vs Write-back Policies

Computer Science 61C Spring 2022

McMahon and Weaver

- Write-through
 - Write to the cache and the memory at the same time
 - The write to memory will take longer
- Write-back
 - Write data in cache and set the dirty bit to 1
 - When this line gets evicted from the cache, write it to memory



Write-through vs Write-back Policies


Computer Science 61C Spring 2022

- Write-through
 - Very simple to implement
- Write-back
 - typically lowers traffic to the memory because you might write to something multiple times before you evict it from the cache




Fully Associative Cache (write-back)

0 = Most recently used (MRU) 1 = Least recently used (LRU)



Computer Science 61C Spring 2022

McMahon and Weaver






Hardware Required for Fully Associative Cache

Computer Science 61C Spring 2022

McMahon and Weaver

Need a comparator for each row in the cache to check the




Direct Mapped Caches

Direct Mapped Cache

Computer Science 61C Spring 2022

McMahon and Weaver






Direct Mapped Cache

Computer Science 61C Spring 2022

McMahon and Weaver




Note that this memory and cache are twice as large as the previous slide



Direct Mapped (write-back)

Computer Science 61C Spring 2022 McMahon and Weaver


The data can only be stored in one location








Direct Mapped Cache Address Breakdown



Direct-Mapped Cache Hardware: 1 word blocks, 4KB data

Computer Science 61C Spring 2022

McMahon and Weaver






Multiword-Block Direct-Mapped Cache: 16B block size, 4 kB data

Computer Science 61C Spring 2022

McMahon and Weaver










Computer Science 61C Spring 2022

McMahon and Weaver



Read byte 0xFE2


$$T \Rightarrow 8 \text{ bits} \quad I \Rightarrow 2 \text{ bits} \quad O \Rightarrow 2 \text{ bits}$$

0b 1111 1110 0010

$$T = 0xFE$$


$$I = 0x0$$

$$O = 0x2$$




Cache Miss => bring in entire line































Direct Mapped Cache Replacement


Computer Science 61C Spring 2022 McMahon and Weaver

- Every address can only be stored at one location in the cache
- If there is already something else stored at our index, we must evict it
















Computer Science 61C Spring 2022


- If we had used a fully associative cache, the previous access would have been a hit!
- Direct Mapped leads to more conflicts than fully associative
- Compromise: Set Associative



Set Associative Caches

Computer Science 61C Spring 2022 McMahon and Weaver


The data can only be stored at one index, but there are multiple slots to store it in




Computer Science 61C Spring 2022


McMahon and Weave


 The data can only be stored at one index, but there are multiple slots to store it in Full Address: ex: 12 bits








































Next Lecture

Computer Science 61C Spring 2022

McMahon and Weaver

- Cache Performance
- Multilevel Caches

