

## Add two numbers

2002 ① Accept 1<sup>st</sup> A  $\Rightarrow$  One single Instruction  $\rightarrow$  ① Fetch  
② Decode  
③ Execute.

2003 ② Accept 2<sup>nd</sup> B  $\Rightarrow$  //

2004 ③ Add  $A+B \Rightarrow C$   $\Rightarrow$

2005 ④ Output C

PC  $\rightarrow$  Addr. of next Instruction  
CIR  $\rightarrow$  2002  
MAR  $\leftrightarrow$  Memory Addr. Reg.  
AC  $\rightarrow$  Accumulator.  
MDR  $\rightarrow$  Memory data Reg  $\Rightarrow$

Address bus  $\rightarrow A_0 - A_7$

Unidirectional

Data bus  $\rightarrow D_0 - D_7$

Bi-directional

Control bus  $\rightarrow$

$\overline{RD}$ ,  $\overline{WR}$

$\overline{MEMR}$ ,  $\overline{ISR}$   
 $MEMW$ ,  $IOW$

1 - Bit


2 - Bit

4 - Bit  $\rightarrow$  nibble

8 - Bit  $\rightarrow$  1 byte

16 - Bit  $\rightarrow$  2 bytes  $\rightarrow$  1 word

32 - Bit  $\rightarrow$  4 bytes  $\rightarrow$  2 words



Q → 8 instructions  
5 Stage.

⇒ non-pipelining.

$$\begin{aligned}
 &= k \times N \\
 &= 8 \times 5 \\
 &= \underline{\underline{40}} \text{ cycle}
 \end{aligned}$$

⇒ pipelining

$$\begin{aligned}
 &= k + (N - 1) \\
 &= 5 + (8 - 1) \\
 &= 5 + 7 = \underline{\underline{12}} \text{ cycle.}
 \end{aligned}$$

Data bus  $\rightarrow$  8 bit  $\rightarrow 2^8 = 256 = 11111111$

$D_0 \ D_1 \ D_2 \ D_3 \ D_4 \ D_5 \ D_6 \ D_7$   
└──────────┘      └──────────┘  
lower data bus      Higher data bus

Address bus 16 bit  $\rightarrow 2^{16} = 65536 = 64 \text{ KB}$

$A_0 \ A_1 \ - \ - \ - \ - \ A_7 \ A_8 \ A_9 \ - \ - \ - \ - \ A_{15}$   
└──────────┘      └──────────┘  
lower address      Higher address.

Small Endian

lower - high

Big Endian

high - lower

Stack pointer.

push

pop

FI

LO

Stack  
pointer

0

