


## Kinetis K22F 512KB Flash

120 MHz ARM® Cortex®-M4 Based Microcontroller with FPU

The Kinetis K22 product family members are optimized for costsensitive applications requiring low-power, USB connectivity, and processing efficiency and high peripheral integration with a floating point unit. These devices share the comprehensive enablement and scalability of the Kinetis family. This product offers:

- Run power consumption down to 156 μA/MHz and static power consumption down to 3.8 μA, full state retention and 6 μS wakeup. Lowest static mode down to 140 nA.
- USB LS/FS OTG 2.0 with embedded 3.3 V, 120 mA LDO voltage regulator. USB FS device crystal-less functionality.

MK22FN512VDC12 MK22FN512VLL12 MK22FN512VLH12 MK22FN512VMP12 MK22FN512VFX12



#### **Performance**

 120 MHz ARM Cortex-M4 core with DSP instructions delivering 1.25 Dhrystone MIPS per MHz

#### Memories and memory interfaces

- 512 KB of embedded flash and 128 KB of RAM
- FlexBus external bus interface <sup>1</sup>
- Serial programming interface (EzPort)
- Preprogrammed Kinetis flashloader for one-time, insystem factory programming

#### **Timers**

- Two 8-ch general purpose/PWM timers
- Two 2-ch general purpose timers with quadrature decoder functionality
- · Periodic interrupt timers
- 16-bit low-power timer
- Real-time clock with independent power domain
- Programmable delay block

#### Security and integrity modules

- Hardware CRC module
- 128-bit unique identification (ID) number per chip
- Hardware random-number generator
- · Flash access control to protect proprietary software

#### **Operating Characteristics**

- Voltage range (including flash writes): 1.71 to 3.6 V
- Temperature range (ambient): -40 to 105°C

#### **Analog modules**

- Two 16-bit SAR ADCs (1.2 MS/s in 12bit mode)
- Two 12-bit DACs<sup>2</sup>
- Two analog comparators (CMP) with 6-bit DAC
- · Accurate internal voltage reference

#### System peripherals

- Flexible low-power modes, multiple wake-up sources
- 16-channel DMA controller
- Independent external and software watchdog monitor

#### Clocks

- Two crystal oscillators: 32 kHz (RTC) and 32-40 kHz or 3-32 MHz
- Three internal oscillators: 32 kHz, 4 MHz, & 48 MHz
- Multipurpose clock generator with PLL and FLL

#### **Communication interfaces**

- USB full/low-speed On-the-Go controller
- USB full-speed device crystal-less operation
- Two SPI modules and I2S module
- Three UART modules and one low-power UART
- Two I2C: Support for up to 1 Mbps operation

#### **Human-machine interface**

• Up to 81 general-purpose I/O (GPIO)



- 1. MK22FN512VFX12 (88QFN) does not support the FlexBus function.
- 2. MK22FN512VFX12 (88QFN) does not support the DAC1 function.

#### **Ordering Information**

Part Number	Mei	mory	Maximum number of I/O's
	Flash (KB)	SRAM (KB)	
MK22FN512VDC12	512	128	81
MK22FN512VLL12	512	128	66
MK22FN512VLH12	512	128	40
MK22FN512VMP12	512	128	40
MK22FN512VFX12	512	128	60

#### **Device Revision Number**

Device Mask Set Number	SIM_SDID[REVID]	JTAG ID Register[PRN]
0N50M	0001	0001

#### **Related Resources**

Туре	Description	Document
Selector Guide	The NXP Solution Advisor is a web-based tool that features interactive application wizards and a dynamic product selector	KINETISKMCUSELGD
Product Brief	The Product Brief contains concise overview/summary information to enable quick evaluation of a device for design suitability.	K22FPB
Reference Manual	The Reference Manual contains a comprehensive description of the structure and function (operation) of a device.	K22P121M120SF7RM
Data Sheet	The Data Sheet is this document. It includes electrical characteristics and signal connections.	K22P121M120SF7
Chip Errata	The chip mask set Errata provides additional or corrective information for a particular device mask set.	KINETIS_K_xN50M <sup>1</sup>
Package drawing	Package dimensions are provided by part number:  • MK22FN512VDC12  • MK22FN512VLL12  • MK22FN512VLH12  • MK22FN512VMP12  • MK22FN512VFX12	Package drawing:
Engineering Bulletin	This engineering bulletin gives connection recommendations specifically for microcontrollers in DFN and QFN packages.	Electrical Connection Recommendations for the Exposed Pad on QFN and DFN Packages.

<sup>1.</sup> To find the associated resource, go to nxp.com and perform a search using this term with the x replaced by the revision of the device you are using.

Figure 1 shows the functional modules in the chip.




Figure 1. Functional block diagram

# **Table of Contents**

1 Rat	ings5	3.6 Analog	38
1.1	Thermal handling ratings5	3.6.1 ADC electrical specifications	39
1.2	Moisture handling ratings5	3.6.2 CMP and 6-bit DAC electrical specifications4	43
1.3	ESD handling ratings5	3.6.3 12-bit DAC electrical characteristics	45
1.4	Voltage and current operating ratings 5	3.6.4 Voltage reference electrical specifications	48
2 Ger	neral6	3.7 Timers	49
2.1	AC electrical characteristics6	3.8 Communication interfaces	49
2.2	Nonswitching electrical specifications6	3.8.1 USB electrical specifications	50
	2.2.1 Voltage and current operating requirements 6	3.8.2 USB VREG electrical specifications	50
	2.2.2 LVD and POR operating requirements7	3.8.3 DSPI switching specifications (limited voltage	
	2.2.3 Voltage and current operating behaviors8	range)	51
	2.2.4 Power mode transition operating behaviors 9	3.8.4 DSPI switching specifications (full voltage	
	2.2.5 Power consumption operating behaviors 10	range)	53
	2.2.6 EMC radiated emissions operating behaviors17	3.8.5 Inter-Integrated Circuit Interface (I2C) timing5	54
	2.2.7 Designing with radiated emissions in mind18	3.8.6 UART switching specifications	56
	2.2.8 Capacitance attributes	3.8.7 I2S/SAI switching specifications	56
2.3	Switching specifications	4 Dimensions6	62
	2.3.1 Device clock specifications	4.1 Obtaining package dimensions	62
	2.3.2 General switching specifications	5 Pinout6	63
2.4	Thermal specifications	5.1 K22F Signal Multiplexing and Pin Assignments6	63
	2.4.1 Thermal operating requirements	5.2 Recommended connection for unused analog and	
	2.4.2 Thermal attributes20	digital pins6	69
	2.4.3 Thermal attributes for 88 QFN21	5.3 K22 Pinouts	70
3 Per	ipheral operating requirements and behaviors22	6 Part identification	75
3.1	Core modules	6.1 Description	75
	3.1.1 SWD electricals	6.2 Format	75
	3.1.2 JTAG electricals	6.3 Fields	76
3.2	System modules	6.4 Example	76
3.3	Clock modules26	6.5 121-pin XFBGA part marking	77
	3.3.1 MCG specifications26	6.6 64-pin MAPBGA part marking	77
	3.3.2 IRC48M specifications29	7 Terminology and guidelines	77
	3.3.3 Oscillator electrical specifications29	7.1 Definitions	77
	3.3.4 32 kHz oscillator electrical characteristics32	7.2 Examples	78
3.4	Memories and memory interfaces	7.3 Typical-value conditions	78
	3.4.1 Flash electrical specifications32	7.4 Relationship between ratings and operating	
	3.4.2 EzPort switching specifications	requirements	79
	3.4.3 Flexbus switching specifications	7.5 Guidelines for ratings and operating requirements	79
3.5	Security and integrity modules	8 Revision History	79

# 1 Ratings

## 1.1 Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T <sub>STG</sub>	Storage temperature	<b>-</b> 55	150	°C	1
T <sub>SDR</sub>	Solder temperature, lead-free	_	260	°C	2

- 1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.
- 2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

## 1.2 Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	_	3	_	1

Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

## 1.3 ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
$V_{HBM}$	Electrostatic discharge voltage, human body model	-2000	+2000	V	1
V <sub>CDM</sub>	Electrostatic discharge voltage, charged-device model	-500	+500	V	2
I <sub>LAT</sub>	Latch-up current at ambient temperature of 105°C	-100	+100	mA	3

- 1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.
- 2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.
- 3. Determined according to JEDEC Standard JESD78, IC Latch-Up Test.

# 1.4 Voltage and current operating ratings

Symbol	Description	Min.	Max.	Unit
V <sub>DD</sub>	Digital supply voltage	-0.3	3.8	V
I <sub>DD</sub>	Digital supply current	_	169	mA
$V_{DIO}$	Digital input voltage	-0.3	V <sub>DD</sub> + 0.3	V
V <sub>AIO</sub>	Analog <sup>1</sup>	-0.3	V <sub>DD</sub> + 0.3	V
I <sub>D</sub>	Maximum current single pin limit (applies to all digital pins)	-25	25	mA
$V_{DDA}$	Analog supply voltage	V <sub>DD</sub> – 0.3	V <sub>DD</sub> + 0.3	V
V <sub>USB0_DP</sub>	USB0_DP input voltage	-0.3	3.63	V
V <sub>USB0_DM</sub>	USB0_DM input voltage	-0.3	3.63	V
VREGIN	USB regulator input	-0.3	6.0	V
V <sub>BAT</sub>	RTC battery supply voltage	-0.3	3.8	V

<sup>1.</sup> Analog pins are defined as pins that do not have an associated general purpose I/O port function.

## 2 General

#### 2.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.




Figure 2. Input signal measurement reference

# 2.2 Nonswitching electrical specifications

# 2.2.1 Voltage and current operating requirements

Table 1. Voltage and current operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
$V_{DD}$	Supply voltage	1.71	3.6	V	
$V_{DDA}$	Analog supply voltage	1.71	3.6	V	
$V_{DD} - V_{DDA}$	V <sub>DD</sub> -to-V <sub>DDA</sub> differential voltage	-0.1	0.1	V	
V <sub>SS</sub> – V <sub>SSA</sub>	V <sub>SS</sub> -to-V <sub>SSA</sub> differential voltage	-0.1	0.1	V	
V <sub>BAT</sub>	RTC battery supply voltage	1.71	3.6	V	
V <sub>IH</sub>	Input high voltage	$0.7 \times V_{DD}$	_	V	
	• 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	$0.75 \times V_{DD}$	_	V	
	• 1.7 V ≤ V <sub>DD</sub> ≤ 2.7 V				
V <sub>IL</sub>	Input low voltage	_	$0.35 \times V_{DD}$	V	
	• 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	_	$0.3 \times V_{DD}$	V	
	• 1.7 V ≤ V <sub>DD</sub> ≤ 2.7 V				
V <sub>HYS</sub>	Input hysteresis	$0.06 \times V_{DD}$	_	V	
I <sub>ICIO</sub>	Analog and I/O pin DC injection current — single pin				1
	V <sub>IN</sub> < V <sub>SS</sub> -0.3V (Negative current injection)	-3	_	mA	
I <sub>ICcont</sub>	Contiguous pin DC injection current —regional limit, includes sum of negative injection currents or sum of positive injection currents of 16 contiguous pins				
	Negative current injection	-25	_	mA	
V <sub>ODPU</sub>	Open drain pullup voltage level	$V_{DD}$	$V_{DD}$	V	2
$V_{RAM}$	V <sub>DD</sub> voltage required to retain RAM	1.2	_	V	
V <sub>RFVBAT</sub>	V <sub>BAT</sub> voltage required to retain the VBAT register file	V <sub>POR_VBAT</sub>	_	V	

<sup>1.</sup> All analog and I/O pins are internally clamped to  $V_{SS}$  through ESD protection diodes. If  $V_{IN}$  is less than  $V_{IO\_MIN}$  or greater than  $V_{IO\_MAX}$ , a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as  $R=(V_{IO\_MIN}-V_{IN})/|I_{ICIO}|$ .

# 2.2.2 LVD and POR operating requirements

Table 2.  $V_{DD}$  supply LVD and POR operating requirements

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
$V_{POR}$	Falling VDD POR detect voltage	0.8	1.1	1.5	V	
$V_{LVDH}$	Falling low-voltage detect threshold — high range (LVDV=01)	2.48	2.56	2.64	V	
	Low-voltage warning thresholds — high range					1
$V_{LVW1H}$	Level 1 falling (LVWV=00)	2.62	2.70	2.78	V	

<sup>2.</sup> Open drain outputs must be pulled to VDD.

Table 2. V<sub>DD</sub> supply LVD and POR operating requirements (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>LVW2H</sub>	Level 2 falling (LVWV=01)	2.72	2.80	2.88	V	
V <sub>LVW3H</sub>	Level 3 falling (LVWV=10)	2.82	2.90	2.98	V	
V <sub>LVW4H</sub>	Level 4 falling (LVWV=11)	2.92	3.00	3.08	V	
V <sub>HYSH</sub>	Low-voltage inhibit reset/recover hysteresis — high range	_	80	_	mV	
V <sub>LVDL</sub>	Falling low-voltage detect threshold — low range (LVDV=00)	1.54	1.60	1.66	V	
	Low-voltage warning thresholds — low range					1
V <sub>LVW1L</sub>	Level 1 falling (LVWV=00)	1.74	1.80	1.86	V	
V <sub>LVW2L</sub>	Level 2 falling (LVWV=01)	1.84	1.90	1.96	V	
V <sub>LVW3L</sub>	Level 3 falling (LVWV=10)	1.94	2.00	2.06	V	
V <sub>LVW4L</sub>	Level 4 falling (LVWV=11)	2.04	2.10	2.16	V	
V <sub>HYSL</sub>	Low-voltage inhibit reset/recover hysteresis — low range	_	60	_	mV	
V <sub>BG</sub>	Bandgap voltage reference	0.97	1.00	1.03	V	
t <sub>LPO</sub>	Internal low power oscillator period — factory trimmed	900	1000	1100	μs	

<sup>1.</sup> Rising threshold is the sum of falling threshold and hysteresis voltage

Table 3. VBAT power operating requirements

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>POR_VBAT</sub>	Falling VBAT supply POR detect voltage	0.8	1.1	1.5	V	

# 2.2.3 Voltage and current operating behaviors

Table 4. Voltage and current operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>OH</sub>	Output high voltage — Normal drive pad except RESET_B					
	$2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OH} = -5 \text{ mA}$	V <sub>DD</sub> – 0.5	_	_	V	1
	$1.71 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V}, \text{I}_{OH} = -2.5 \text{ mA}$	V <sub>DD</sub> – 0.5	_	_	V	
V <sub>OH</sub>	Output high voltage — High drive pad except RESET_B					
	$2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OH} = -20 \text{ mA}$	V <sub>DD</sub> – 0.5	_	_	V	1
	$1.71 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V}, \text{I}_{OH} = -10 \text{ mA}$	V <sub>DD</sub> – 0.5	_	_	V	
I <sub>OHT</sub>	Output high current total for all ports	_	_	100	mA	

Table 4. Voltage and current operating behaviors (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>OL</sub>	Output low voltage — Normal drive pad except RESET_B					
	$2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OL} = 5 \text{ mA}$	_	_	0.5	V	1
	$1.71 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V}, \text{I}_{OL} = 2.5 \text{ mA}$	_	_	0.5	V	
V <sub>OL</sub>	Output low voltage — High drive pad except RESET_B					
	$2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OL} = 20 \text{ mA}$	_	_	0.5	V	1
	$1.71 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V}, \text{I}_{OL} = 10 \text{ mA}$	_	_	0.5	V	
V <sub>OL</sub>	Output low voltage — RESET_B					
	$2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}, \text{I}_{OL} = 3 \text{ mA}$	_	_	0.5	V	
	$1.71 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V}, \text{I}_{OL} = 1.5 \text{ mA}$	_	_	0.5	V	
I <sub>OLT</sub>	Output low current total for all ports	_	_	100	mA	
I <sub>IN</sub>	Input leakage current (per pin) for full temperature range					
	All pins other than high drive port pins	_	0.002	0.5	μA	1, 2
	High drive port pins	_	0.004	0.5	μA	
I <sub>IN</sub>	Input leakage current (total all pins) for full temperature range	_	_	1.0	μΑ	2
R <sub>PU</sub>	Internal pullup resistors	20	_	50	kΩ	3
R <sub>PD</sub>	Internal pulldown resistors	20	_	50	kΩ	4

<sup>1.</sup> PTB0, PTB1, PTC3, PTC4, PTD4, PTD5, PTD6, and PTD7 I/O have both high drive and normal drive capability selected by the associated PTx\_PCRn[DSE] control bit. All other GPIOs are normal drive only.

# 2.2.4 Power mode transition operating behaviors

All specifications except  $t_{POR}$ , and VLLSx $\rightarrow$ RUN recovery times in the following table assume this clock configuration:

- CPU and system clocks = 80 MHz
- Bus clock = 40 MHz
- FlexBus clock = 20 MHz
- Flash clock = 20 MHz
- MCG mode: FEI

<sup>2.</sup> Measured at VDD=3.6V

<sup>3.</sup> Measured at  $V_{DD}$  supply voltage =  $V_{DD}$  min and Vinput =  $V_{SS}$ 

<sup>4.</sup> Measured at  $V_{DD}$  supply voltage =  $V_{DD}$  min and  $V_{DD}$  in a voltage =  $V_{DD}$ 

Table 5. Power mode transition operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t <sub>POR</sub>	After a POR event, amount of time from the point V <sub>DD</sub> reaches 1.71 V to execution of the first instruction across the operating temperature range of the chip.	_	_	300	μs	1
	• VLLS0 → RUN	_	_	140	μs	
	• VLLS1 → RUN	_	_	140	μs	
	VLLS2 → RUN	_	_	80	μs	
	VLLS3 → RUN	_	_	80	μs	
	• LLS2 → RUN	_	_	6	μs	
	• LLS3 → RUN	_	_	6	μs	
	• VLPS → RUN	_	_	5.7	μs	
	• STOP → RUN	_	_	5.7	μs	

Normal boot (FTFA\_OPT[LPBOOT]=1)

## 2.2.5 Power consumption operating behaviors

The current parameters in the table below are derived from code executing a while(1) loop from flash, unless otherwise noted.

The IDD typical values represent the statistical mean at 25°C, and the IDD maximum values for RUN, WAIT, VLPR, and VLPW represent data collected at 125°C junction temperature unless otherwise noted. The maximum values represent characterized results equivalent to the mean plus three times the standard deviation (mean + 3 sigma).

Table 6. Power consumption operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I <sub>DDA</sub>	Analog supply current		_	See note	mA	1
_	High Speed Run mode current - all peripheral clocks disabled, CoreMark benchmark code executing from flash					

Table 6. Power consumption operating behaviors (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	@ 1.8V	_	28.0	29.33	mA	2, 3, 4
	@ 3.0V	_	28.0	29.33	mA	
I <sub>DD_HSRUN</sub>	High Speed Run mode current - all peripheral clocks disabled, code executing from flash					
	@ 1.8V		25.6	26.93	mA	2
	@ 3.0V	_	25.7	27.03	mA	
I <sub>DD_HSRUN</sub>	High Speed Run mode current — all peripheral clocks enabled, code executing from flash					
	@ 1.8V	_	35.5	36.83	mA	5
	@ 3.0V	_	35.6	36.93	mA	
I <sub>DD_RUN</sub>	Run mode current in Compute operation — CoreMark benchmark code executing from flash					
	@ 1.8V	_	17.5	18.83	mA	3, 4, 6
	@ 3.0V		17.5	18.83	mA	
I <sub>DD_RUN</sub>	Run mode current in Compute operation — code executing from flash					
	@ 1.8V	_	15.10	17.10	mA	6
	@ 3.0V	_	15.10	17.33	mA	
I <sub>DD_RUN</sub>	Run mode current — all peripheral clocks disabled, code executing from flash					
	@ 1.8V	_	16.6	17.93	mA	7
	@ 3.0V	_	16.8	18.13	mA	
I <sub>DD_RUN</sub>	Run mode current — all peripheral clocks enabled, code executing from flash					
	@ 1.8V	_	22.8	24.13	mA	8
	@ 3.0V					
	• @ 25°C	_	22.9	24.23	mA	
	• @ 70°C	_	23.1	24.43	mA	
	• @ 85°C	_	23.5	24.83	mA	
	• @ 105°C	_	23.8	25.13	mA	
I <sub>DD_RUN</sub>	Run mode current — Compute operation, code executing from flash					
	@ 1.8V	_	15.1	16.43	mA	9
	@ 3.0V					
	• @ 25°C	_	15.1	16.43	mA	
	• @ 70°C	_	15.4	16.73	mA	
	• @ 85°C	_	15.6	16.93	mA	
	• @ 105°C	_	16.0	17.33	mA	

Table 6. Power consumption operating behaviors (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I <sub>DD_WAIT</sub>	Wait mode high frequency current at 3.0 V — all peripheral clocks disabled	_	9.3	10.63	mA	7
I <sub>DD_WAIT</sub>	Wait mode reduced frequency current at 3.0 V — all peripheral clocks disabled	_	5.4	6.73	mA	10
I <sub>DD_VLPR</sub>	Very-low-power run mode current in Compute operation — CoreMark benchmark code executing from flash					
	@ 1.8V	_	0.88	1.02	mA	3, 4, 11
	@ 3.0V	_	0.89	1.03	mA	
I <sub>DD_VLPR</sub>	Very-low-power run mode current in Compute operation, code executing from flash					
	@ 1.8V	_	0.62	0.77	mA	11
	@ 3.0V	_	0.63	0.77	mA	
I <sub>DD_VLPR</sub>	Very-low-power run mode current at 3.0 V — all peripheral clocks disabled	_	0.76	0.90	mA	12
I <sub>DD_VLPR</sub>	Very-low-power run mode current at 3.0 V — all peripheral clocks enabled	_	1.2	1.34	mA	13
I <sub>DD_VLPW</sub>	Very-low-power wait mode current at 3.0 V — all peripheral clocks disabled	_	0.45	0.59	mA	14
I <sub>DD_STOP</sub>	Stop mode current at 3.0 V					
	@ -40°C to 25°C	_	0.28	0.37	mA	
	@ 70°C	_	0.34	0.51	mA	
	@ 85°C	_	0.38	0.55	mA	
	@ 105°C	_	0.50	0.80	mA	
I <sub>DD_VLPS</sub>	Very-low-power stop mode current at 3.0 V					
	@ -40°C to 25°C	_	8.7	18.10	μΑ	
	@ 70°C		31.1	79.55	μA	
	@ 85°C	_	50.3	110.15	μA	
	@ 105°C	_	98.6	238.30	μA	
I <sub>DD_LLS3</sub>	Low leakage stop mode 3 current at 3.0 V					
	@ -40°C to 25°C	_	3.8	5.65	μA	
	@ 70°C	_	12.5	28.75	μA	
	@ 85°C	_	20.2	47.60	μA	
	@ 105°C	_	39.5	91.25	μA	
I <sub>DD_LLS2</sub>	Low leakage stop mode 2 current at 3.0 V					
22_2202	@ -40°C to 25°C		3.0	4.10	μΑ	
	@ 70°C	_	7.8	16.40	μ <b>A</b>	
	@ 85°C		12.3	30.15	μA	
	@ 105°C		23.6	55.30	μA	
I <sub>DD_VLLS3</sub>	Very low-leakage stop mode 3 current at 3.0 V				•	
· PP VLLOS	,			1	I	1

Table 6. Power consumption operating behaviors (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	@ 70°C	_	9.5	21.25	μΑ	
	@ 85°C	_	15.3	34.65	μA	
	@ 105°C	_	30.1	66.05	μA	
I <sub>DD_VLLS2</sub>	Very low-leakage stop mode 2 current at 3.0 V					
	@ -40°C to 25°C	_	1.9	2.45	μA	
	@ 70°C	_	4.5	8.50	μA	
	@ 85°C	_	6.8	12.15	μA	
	@ 105°C	_	13.0	25.50	μA	
I <sub>DD_VLLS1</sub>	Very low-leakage stop mode 1 current at 3.0 V					
	@ -40°C to 25°C	_	0.73	1.42	μA	
	@ 70°C	_	1.8	3.90	μA	
	@ 85°C	_	3.0	5.25	μA	
	@ 105°C	_	5.9	10.80	μA	
I <sub>DD_VLLS0</sub>	Very low-leakage stop mode 0 current at 3.0 V with POR detect circuit enabled					
	@ -40°C to 25°C	_	0.43	0.55	μΑ	
	@ 70°C	_	1.4	2.45	μA	
	@ 85°C	_	2.6	4.00	μA	
	@ 105°C	_	5.4	9.30	μA	
I <sub>DD_VLLS0</sub>	Very low-leakage stop mode 0 current at 3.0 V with POR detect circuit disabled					
	@ -40°C to 25°C	_	0.14	0.24	μA	
	@ 70°C	_	1.1	2.15	μA	
	@ 85°C	_	2.3	3.85	μA	
	@ 105°C	_	5.1	9.00	μA	
I <sub>DD_VBAT</sub>	Average current with RTC and 32kHz disabled at 3.0 V					
	@ -40°C to 25°C	_	0.18	0.21	μA	
	@ 70°C	_	0.66	0.86	μA	
	@ 85°C	_	1.52	2.24	μA	
	@ 105°C	_	2.92	4.30	μA	
I <sub>DD_VBAT</sub>	Average current when CPU is not accessing RTC registers					
	@ 1.8V					
	• @ -40°C to 25°C	_	0.59	0.70	μΑ	15
	• @ 70°C	_	1.00	1.3	μΑ	
	• @ 85°C	_	1.76	2.59	μA	
	• @ 105°C	_	3.00	4.42	μA	
	@ 3.0V				·	

Table 6. Power consumption operating behaviors (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	• @ -40°C to 25°C	_	0.71	0.84	μΑ	
	• @ 70°C	_	1.22	1.59	μΑ	
	• @ 85°C	_	2.08	3.06	μΑ	
	• @ 105°C	_	3.50	5.15	μΑ	

- 1. The analog supply current is the sum of the active or disabled current for each of the analog modules on the device. See each module's specification for its supply current.
- 120MHz core and system clock, 60MHz bus clock, 24MHz FlexBus clock, and 24MHz flash clock. MCG configured for PEE mode. All peripheral clocks disabled.
- 3. Cache on and prefetch on, low compiler optimization.
- 4. Coremark benchmark compiled using IAR 7.2 with optimization level low.
- 120MHz core and system clock, 60MHz bus clock, 24MHz FlexBus clock, and 24MHz flash clock. MCG configured for PEE mode. All peripheral clocks enabled.
- 80 MHz core and system clock, 40 MHz bus clock, and 26.67 MHz flash clock. MCG configured for PEE mode. Compute operation.
- 7. 80MHz core and system clock, 40MHz bus clock, 20MHz FlexBus clock, and 26.67MHz flash clock. MCG configured for FEI mode. All peripheral clocks disabled.
- 8. 80MHz core and system clock, 40MHz bus clock, 20MHz FlexBus clock, and 26.67MHz flash clock. MCG configured for FEI mode. All peripheral clocks enabled.
- 9. 80MHz core and system clock, 40MHz bus clock, and 26.67MHz flash clock. MCG configured for FEI mode. Compute operation.
- 10. 25MHz core and system clock, 25MHz bus clock, and 25MHz FlexBus and flash clock. MCG configured for FEI mode.
- 11. 4 MHz core, system, FlexBus, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. Compute operation. Code executing from flash.
- 12. 4 MHz core, system, FlexBus, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled. Code executing from flash.
- 13. 4 MHz core, system, FlexBus, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks enabled but peripherals are not in active operation. Code executing from flash.
- 14. 4 MHz core, system, FlexBus, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled.
- 15. Includes 32kHz oscillator current and RTC operation.

Table 7. Low power mode peripheral adders—typical value

Symbol	Description	Temperature (°C)					Unit	
		-40	25	50	70	85	105	
I <sub>IREFSTEN4MHz</sub>	4 MHz internal reference clock (IRC) adder. Measured by entering STOP or VLPS mode with 4 MHz IRC enabled.	56	56	56	56	56	56	μА
IIREFSTEN32KHz	32 kHz internal reference clock (IRC) adder. Measured by entering STOP mode with the 32 kHz IRC enabled.	52	52	52	52	52	52	μА
IEREFSTEN4MHz	External 4 MHz crystal clock adder. Measured by entering STOP or VLPS mode with the crystal enabled.	206	228	237	245	251	258	uA
I <sub>EREFSTEN32KHz</sub>	External 32 kHz crystal clock adder by means of the OSC0_CR[EREFSTEN							

Table 7. Low power mode peripheral adders—typical value (continued)

Symbol	Description			Tempera	ature (°C	<del>)</del>		Unit
		-40	25	50	70	85	105	
	and EREFSTEN] bits. Measured by entering all modes with the crystal enabled.							
	VLLS1	440	490	540	560	570	580	nA
	VLLS3	440	490	540	560	570	580	
	LLS	490	490	540	560	570	680	
	VLPS	510	560	560	560	610	680	
	STOP	510	560	560	560	610	680	
I <sub>48MIRC</sub>	48 Mhz internal reference clock	350	350	350	350	350	350	μΑ
I <sub>CMP</sub>	CMP peripheral adder measured by placing the device in VLLS1 mode with CMP enabled using the 6-bit DAC and a single external input for compare. Includes 6-bit DAC power consumption.	22	22	22	22	22	22	μА
I <sub>RTC</sub>	RTC peripheral adder measured by placing the device in VLLS1 mode with external 32 kHz crystal enabled by means of the RTC_CR[OSCE] bit and the RTC ALARM set for 1 minute. Includes ERCLK32K (32 kHz external crystal) power consumption.	432	357	388	475	532	810	nA
I <sub>UART</sub>	UART peripheral adder measured by placing the device in STOP or VLPS mode with selected clock source waiting for RX data at 115200 baud rate. Includes selected clock source power consumption.							
	MCGIRCLK (4 MHz internal reference clock)	66	66	66	66	66	66	μΑ
	>OSCERCLK (4 MHz external crystal)	214	237	246	254	260	268	
I <sub>BG</sub>	Bandgap adder when BGEN bit is set and device is placed in VLPx, LLS, or VLLSx mode.	45	45	45	45	45	45	μΑ
I <sub>ADC</sub>	ADC peripheral adder combining the measured values at V <sub>DD</sub> and V <sub>DDA</sub> by placing the device in STOP or VLPS mode. ADC is configured for low power mode using the internal clock and continuous conversions.	42	42	42	42	42	42	μА

# 2.2.5.1 Diagram: Typical IDD\_RUN operating behavior

The following data was measured under these conditions:

#### General

- MCG in FBE mode for 50 MHz and lower frequencies. MCG in FEE mode at frequencies between 50 MHz and 100MHz. MCG in PEE mode at frequencies greater than 100 MHz.
- USB regulator disabled
- No GPIOs toggled
- Code execution from flash with cache enabled
- For the ALLOFF curve, all peripheral clocks are disabled except FTFA




Figure 3. Run mode supply current vs. core frequency




Figure 4. VLPR mode supply current vs. core frequency

# 2.2.6 EMC radiated emissions operating behaviors Table 8. EMC radiated emissions operating behaviors for 64 LQFP package

Parame ter	Conditions	Clocks	Frequency range	Level (Typ.)	Unit	Notes
V <sub>EME</sub>	Device configuration,	FSYS = 120 MHz	150 kHz-50 MHz	14	dBuV	1, 2, 3
	test conditions and EM testing per standard IEC	FBUS = 60 MHz	50 MHz-150 MHz	23		
	61967-2.	External crystal = 8 MHz	150 MHz-500 MHz	23		
	Supply voltages:		500 MHz-1000 MHz	9		
	<ul><li>VREGIN (USB) = 5.0 V</li><li>VDD = 3.3 V</li></ul>		IEC level	L		4
	Temp = 25°C					

- 1. Measurements were made per IEC 61967-2 while the device was running typical application code.
- 2. Measurements were performed on the 64LQFP device, MK22FN512VLH12.

#### General

- 3. The reported emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the measured orientations in each frequency range.
- 4. IEC Level Maximums:  $M \le 18dBmV$ ,  $L \le 24dBmV$ ,  $K \le 30dBmV$ ,  $I \le 36dBmV$ ,  $K \le 18dBmV$ .

## 2.2.7 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

- Go to nxp.com
- Perform a keyword search for "EMC design."

## 2.2.8 Capacitance attributes

Table 9. Capacitance attributes

Symbol	Description	Min.	Max.	Unit
C <sub>IN_A</sub>	Input capacitance: analog pins	_	7	pF
C <sub>IN_D</sub>	Input capacitance: digital pins	_	7	pF

## 2.3 Switching specifications

## 2.3.1 Device clock specifications

Table 10. Device clock specifications

Symbol	Description	Min.	Max.	Unit	Notes					
	High Speed run mode									
f <sub>SYS</sub>	System and core clock	_	120	MHz						
f <sub>BUS</sub>	Bus clock	_	60	MHz						
	Normal run mode (and High Speed run mode ur	nless otherwis	e specified at	oove)						
f <sub>SYS</sub>	System and core clock	_	80	MHz						
f <sub>SYS_USB</sub>	System and core clock when Full Speed USB in operation	20	_	MHz						
f <sub>BUS</sub>	Bus clock	_	50	MHz						
FB_CLK	FlexBus clock	_	30	MHz						
f <sub>FLASH</sub>	Flash clock	_	26.67	MHz						
f <sub>LPTMR</sub>	LPTMR clock	_	25	MHz						
	VLPR mode <sup>1</sup>									

Table 10. Device clock specifications (continued)

Symbol	Description	Min.	Max.	Unit	Notes
f <sub>SYS</sub>	System and core clock	_	4	MHz	
f <sub>BUS</sub>	Bus clock	_	4	MHz	
FB_CLK	FlexBus clock	_	4	MHz	
f <sub>FLASH</sub>	Flash clock	_	1	MHz	
f <sub>ERCLK</sub>	External reference clock	_	16	MHz	
f <sub>LPTMR_pin</sub>	LPTMR clock	_	25	MHz	
f <sub>LPTMR_ERCLK</sub>	LPTMR external reference clock	_	16	MHz	
f <sub>I2S_MCLK</sub>	I2S master clock	_	12.5	MHz	
f <sub>I2S_BCLK</sub>	I2S bit clock	_	4	MHz	

<sup>1.</sup> The frequency limitations in VLPR mode here override any frequency specification listed in the timing specification for any other module.

# 2.3.2 General switching specifications

These general purpose specifications apply to all signals configured for GPIO, UART, and timers.

Table 11. General switching specifications

Symbol	Description	Min.	Max.	Unit	Notes
	GPIO pin interrupt pulse width (digital glitch filter disabled) — Synchronous path		_	Bus clock cycles	1, 2
	External RESET and NMI pin interrupt pulse width — Asynchronous path	100	_	ns	3
	GPIO pin interrupt pulse width (digital glitch filter disabled, passive filter disabled) — Asynchronous path	50	_	ns	4
	Mode select (EZP_CS) hold time after reset deassertion	2	_	Bus clock cycles	
	Port rise and fall time				5
	Slew disabled	_			
	• 1.71 ≤ V <sub>DD</sub> ≤ 2.7V	_	10	ns	
	• 2.7 ≤ V <sub>DD</sub> ≤ 3.6V		5	ns	
	Slew enabled	_			
	• 1.71 ≤ V <sub>DD</sub> ≤ 2.7V	_	30	ns	
	• 2.7 ≤ V <sub>DD</sub> ≤ 3.6V		16	ns	

<sup>1.</sup> This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In Stop, VLPS, LLS, and VLLSx modes, the synchronizer is bypassed so shorter pulses can be recognized in that case.

#### General

- 2. The greater of synchronous and asynchronous timing must be met.
- 3. These pins have a passive filter enabled on the inputs. This is the shortest pulse width that is guaranteed to be recognized.
- 4. These pins do not have a passive filter on the inputs. This is the shortest pulse width that is guaranteed to be recognized.
- 5. 25 pF load

# 2.4 Thermal specifications

## 2.4.1 Thermal operating requirements

Table 12. Thermal operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
T <sub>J</sub>	Die junction temperature	-40	125	°C	
T <sub>A</sub>	Ambient temperature	-40	105	°C	1

<sup>1.</sup> Maximum  $T_A$  can be exceeded only if the user ensures that  $T_J$  does not exceed maximum  $T_J$ . The simplest method to determine  $T_J$  is:  $T_J = T_A + R_{\Theta JA} \times$  chip power dissipation.

### 2.4.2 Thermal attributes

Board type	Symbol	Description	121 XFBGA	100 LQFP	64 LQFP	64 MAPB GA	Unit	Notes
Single- layer (1s)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	44.4	61	67	95.7	°C/W	1
Four-layer (2s2p)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	27.0	48	48	48.8	°C/W	2
Single- layer (1s)	$R_{\theta JMA}$	Thermal resistance, junction to ambient (200 ft./min. air speed)	37.2	51	55	74.4	°C/W	3
Four-layer (2s2p)	$R_{\theta JMA}$	Thermal resistance, junction to ambient (200 ft./min. air speed)	23.7	42	42	44.0	°C/W	3
_	$R_{\theta JB}$	Thermal resistance, junction to board	23.5	34	31	30.3	°C/W	4
	$R_{\theta JC}$	Thermal resistance, junction to case	17.4	16	16	28.0	°C/W	5
	$\Psi_{ m JT}$	Thermal characterization parameter, junction to package top outside	0.2	3	3	1.0	°C/W	6

Board type	Symbol	Description	121 XFBGA	100 LQFP	64 LQFP	64 MAPB GA	Unit	Notes
		center (natural convection)						

- 1. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)* with the single layer board horizontal. Board meets JESD51-9 specification.
- 2. Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air).
- 3. Determined according to JEDEC Standard JESD51-6, Integrated Circuits Thermal Test Method Environmental Conditions—Forced Convection (Moving Air) with the board horizontal.
- 4. Determined according to JEDEC Standard JESD51-8, *Integrated Circuit Thermal Test Method Environmental Conditions—Junction-to-Board*.
- 5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- 6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

## 2.4.3 Thermal attributes for 88 QFN

Board type	Symbol	Description	88 QFN	Unit	Notes
Single-layer (1s)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	55	°C/W	1, 2
Four-layer (2s2p)	R <sub>eJA</sub>	Thermal resistance, junction to ambient (natural convection)	20	°C/W	1, 2
Single-layer (1s)	R <sub>θJMA</sub>	Thermal resistance, junction to ambient (200 ft./ min. air speed)	50	°C/W	1, 3
Four-layer (2s2p)	R <sub>eJMA</sub>	Thermal resistance, junction to ambient (200 ft./ min. air speed)	15	°C/W	1,3
_	R <sub>0JB</sub>	Thermal resistance, junction to board	7	°C/W	4
_	R <sub>eJC</sub>	Thermal resistance, junction to case	1	°C/W	5
_	$\Psi_{ m JT}$	Thermal characterization	1	°C/W	6

Board type	Symbol	Description	88 QFN	Unit	Notes
		parameter,			
		junction to			
		package top			
		outside center			
		(natural			
		convection)			

- 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- Per JEDEC JESD51-2 with natural convection for horizontally oriented board. Board meets JESD51-9 specification for 1s or 2s2p board, respectively.
- 3. Per JEDEC JESD51-6 with forced convection for horizontally oriented board. Board meets JESD51-9 specification for 1s or 2s2p board, respectively.
- 4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Thermal resistance between the die and the solder pad on the bottom of the package. Interface resistance is ignored.
- Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

## 3 Peripheral operating requirements and behaviors

#### 3.1 Core modules

#### 3.1.1 SWD electricals

Table 13. SWD full voltage range electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S1	SWD_CLK frequency of operation			
	Serial wire debug	0	33	MHz
S2	SWD_CLK cycle period	1/S1	_	ns
S3	SWD_CLK clock pulse width			
	Serial wire debug	15	_	ns
S4	SWD_CLK rise and fall times	_	3	ns
S9	SWD_DIO input data setup time to SWD_CLK rise	8	_	ns
S10	SWD_DIO input data hold time after SWD_CLK rise	1.4	_	ns
S11	SWD_CLK high to SWD_DIO data valid	_	25	ns
S12	SWD_CLK high to SWD_DIO high-Z	5	_	ns




Figure 5. Serial wire clock input timing




Figure 6. Serial wire data timing

### 3.1.2 JTAG electricals

Table 14. JTAG limited voltage range electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	2.7	3.6	V
J1	TCLK frequency of operation			MHz
	Boundary Scan	0	10	
	JTAG and CJTAG	0	20	
J2	TCLK cycle period	1/J1	_	ns
J3	TCLK clock pulse width			
		50	_	ns

Table 14. JTAG limited voltage range electricals (continued)

Symbol	Description	Min.	Max.	Unit
	Boundary Scan	25	_	ns
	JTAG and CJTAG			
J4	TCLK rise and fall times	_	3	ns
J5	Boundary scan input data setup time to TCLK rise	20	_	ns
J6	Boundary scan input data hold time after TCLK rise	1	_	ns
J7	TCLK low to boundary scan output data valid	_	25	ns
J8	TCLK low to boundary scan output high-Z	_	25	ns
J9	TMS, TDI input data setup time to TCLK rise	8	_	ns
J10	TMS, TDI input data hold time after TCLK rise	1	_	ns
J11	TCLK low to TDO data valid	_	19	ns
J12	TCLK low to TDO high-Z	_	19	ns
J13	TRST assert time	100	_	ns
J14	TRST setup time (negation) to TCLK high	8	_	ns

Table 15. JTAG full voltage range electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
J1	TCLK frequency of operation			MHz
	Boundary Scan	0	10	
	JTAG and CJTAG	0	15	
J2	TCLK cycle period	1/J1	_	ns
J3	TCLK clock pulse width			
	Boundary Scan	50	_	ns
	JTAG and CJTAG	33	_	ns
J4	TCLK rise and fall times	_	3	ns
J5	Boundary scan input data setup time to TCLK rise	20	_	ns
J6	Boundary scan input data hold time after TCLK rise	1.4	_	ns
J7	TCLK low to boundary scan output data valid	_	27	ns
J8	TCLK low to boundary scan output high-Z	_	27	ns
J9	TMS, TDI input data setup time to TCLK rise	8	_	ns
J10	TMS, TDI input data hold time after TCLK rise	1.4	_	ns
J11	TCLK low to TDO data valid	_	26.2	ns
J12	TCLK low to TDO high-Z	_	26.2	ns
J13	TRST assert time	100	_	ns
J14	TRST setup time (negation) to TCLK high	8	_	ns




Figure 7. Test clock input timing





Figure 8. Boundary scan (JTAG) timing



**Figure 9. Test Access Port timing** 




Figure 10. TRST timing

# 3.2 System modules

There are no specifications necessary for the device's system modules.

## 3.3 Clock modules

# 3.3.1 MCG specifications

Table 16. MCG specifications

Symbol	Description		Min.	Тур.	Max.	Unit	Notes
f <sub>ints_ft</sub>		frequency (slow clock) — t nominal VDD and 25 °C		32.768	_	kHz	
$\Delta f_{ints\_t}$		internal reference frequency voltage and temperature	_	+0.5/-0.7	± 2	%	
f <sub>ints_t</sub>	Internal reference user trimmed	frequency (slow clock) —	31.25	_	39.0625	kHz	
$\Delta_{ ext{fdco\_res\_t}}$		med average DCO output voltage and temperature — d SCFTRIM	_	± 0.3	± 0.6	%f <sub>dco</sub>	1
$\Delta f_{dco\_t}$		trimmed average DCO output ltage and temperature	_	+0.5/-0.7	± 2	%f <sub>dco</sub>	1, 2
$\Delta f_{dco\_t}$		trimmed average DCO output ed voltage and temperature	_	± 0.3	± 1.5	%f <sub>dco</sub>	1
f <sub>intf_ft</sub>		frequency (fast clock) — t nominal VDD and 25°C	_	4	_	MHz	
$\Delta f_{intf\_ft}$	(fast clock) over to	on of internal reference clock emperature and voltage — t nominal VDD and 25 °C	_	+1/-2	± 5	%f <sub>intf_ft</sub>	
f <sub>intf_t</sub>		frequency (fast clock) — ominal VDD and 25 °C	3	_	5	MHz	
f <sub>loc_low</sub>	Loss of external c	lock minimum frequency —	(3/5) x f <sub>ints_t</sub>	_	_	kHz	
f <sub>loc_high</sub>	Loss of external c RANGE = 01, 10,	lock minimum frequency — or 11	(16/5) x f <sub>ints_t</sub>	_	_	kHz	
		FL	L				
f <sub>fII_ref</sub>	FLL reference free	quency range	31.25	_	39.0625	kHz	
f <sub>dco</sub>	DCO output frequency range	Low range (DRS=00) $640 \times f_{fll\_ref}$	20	20.97	25	MHz	3, 4
		Mid range (DRS=01) $1280 \times f_{fll\_ref}$	40	41.94	50	MHz	
		Mid-high range (DRS=10) $1920 \times f_{fil} _{ref}$	60	62.91	75	MHz	
		High range (DRS=11)	80	83.89	100	MHz	
dco_t_DMX3	DCO output frequency	2560 × f <sub>fll_ref</sub> Low range (DRS=00)	_	23.99	_	MHz	5, 6
2	oquonoy	$732 \times f_{fll\_ref}$ Mid range (DRS=01)	_	47.97	_	MHz	
		1464 × f <sub>fll_ref</sub>					
		Mid-high range (DRS=10)	_	71.99	-	MHz	

Table 16. MCG specifications (continued)

Symbol	Description		Min.	Тур.	Max.	Unit	Notes
		2197 × f <sub>fll_ref</sub>					
		High range (DRS=11)	_	95.98	_	MHz	
		$2929 \times f_{fll\_ref}$					
J <sub>cyc_fll</sub>	FLL period jitter		_	_	_	ps	
	• f <sub>VCO</sub> = 48 M		_	180	_		
	• f <sub>VCO</sub> = 98 M	1Hz		150			
t <sub>fll_acquire</sub>	FLL target freque	ncy acquisition time	_	_	1	ms	7
		P	LL				,
f <sub>vco</sub>	VCO operating fre	equency	48.0	_	120	MHz	
I <sub>pll</sub>	PLL operating cur		_	1060		μΑ	8
	• PLL @ 96 N = 2 MHz V	MHz $(f_{osc\_hi\_1} = 8 \text{ MHz}, f_{pll\_ref})$ DIV multiplier = 48)				<b>P</b>	
I <sub>pll</sub>	PLL operating cur						8
-pii	• PLL @ 48 N	MHz ( $f_{osc\ hi\ 1} = 8$ MHz, $f_{pll\ ref}$	_	600	_	μΑ	
		DIV multiplier = 24)					
f <sub>pll_ref</sub>	PLL reference fre	quency range	2.0	_	4.0	MHz	
$J_{ ext{cyc\_pII}}$	PLL period jitter (	RMS)	_	120	_	ps	9
	• f <sub>vco</sub> = 48 MI	Hz	_	75	_	ps	
	• f <sub>vco</sub> = 100 N	1Hz				•	
J <sub>acc_pll</sub>	PLL accumulated	jitter over 1µs (RMS)		1050			9
шоо_рп	• f <sub>vco</sub> = 48 MI		_	1350	_	ps	
	• f <sub>vco</sub> = 100 N		_	600	_	ps	
D <sub>lock</sub>	Lock entry freque	<del>-</del>	± 1.49	_	± 2.98	%	
D <sub>unl</sub>	Lock exit frequen		± 4.47	_	± 5.97	%	
$t_{pll\_lock}$	Lock detector det	ection time	_	_	150 × 10 <sup>-6</sup> + 1075(1/	S	10
					f <sub>pll_ref</sub> )		

- This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode).
- 2. 2.0 V <= VDD <= 3.6 V.
- 3. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=0.
- 4. The resulting system clock frequencies should not exceed their maximum specified values. The DCO frequency deviation (Δf<sub>dco t</sub>) over voltage and temperature should be considered.
- 5. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=1.
- 6. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.
- 7. This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bits are changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- 8. Excludes any oscillator currents that are also consuming power while PLL is in operation.
- 9. This specification was obtained using a NXP developed PCB. PLL jitter is dependent on the noise characteristics of each PCB and results will vary.
- 10. This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

# 3.3.2 IRC48M specifications

Table 17. IRC48M specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>DD</sub>	Supply voltage	1.71	_	3.6	V	
I <sub>DD48M</sub>	Supply current	_	400	500	μA	
f <sub>irc48m</sub>	Internal reference frequency	_	48	_	MHz	
Δf <sub>irc48m_ol_hv</sub>	Open loop total deviation of IRC48M frequency at high voltage (VDD=1.89V-3.6V) over 0°C to 70°C	_				
	Regulator enable (USB_CLK_RECOVER_IRC_EN[REG_EN]=1)	_	± 0.2	± 0.5	%f <sub>irc48m</sub>	1
Δf <sub>irc48m_ol_hv</sub>	Open loop total deviation of IRC48M frequency at high voltage (VDD=1.89V-3.6V) over full temperature					
	Regulator enable (USB_CLK_RECOVER_IRC_EN[REG_EN]=1)	_	± 0.4	± 1.0	%f <sub>irc48m</sub>	1
Δf <sub>irc48m_ol_lv</sub>	Open loop total deviation of IRC48M frequency at low voltage (VDD=1.71V-1.89V) over full temperature					1
	Regulator disable (USB_CLK_RECOVER_IRC_EN[REG_EN]=0)	_	± 0.4	± 1.0	%f <sub>irc48m</sub>	
	Regulator enable (USB_CLK_RECOVER_IRC_EN[REG_EN]=1)	_	± 0.5	± 1.5		
Δf <sub>irc48m_cl</sub>	Closed loop total deviation of IRC48M frequency over voltage and temperature	_	_	± 0.1	%f <sub>host</sub>	2
J <sub>cyc_irc48m</sub>	Period Jitter (RMS)	_	35	150	ps	
t <sub>irc48mst</sub>	Startup time	_	2	3	μs	3

- 1. The maximum value represents characterized results equivalent to the mean plus or minus three times the standard deviation (mean ± 3 sigma).
- 2. Closed loop operation of the IRC48M is only feasible for USB device operation; it is not usable for USB host operation. It is enabled by configuring for USB Device, selecting IRC48M as USB clock source, and enabling the clock recover function (USB\_CLK\_RECOVER\_IRC\_CTRL[CLOCK\_RECOVER\_EN]=1, USB\_CLK\_RECOVER\_IRC\_EN[IRC\_EN]=1).
- 3. IRC48M startup time is defined as the time between clock enablement and clock availability for system use. Enable the clock by one of the following settings:
  - USB\_CLK\_RECOVER\_IRC\_EN[IRC\_EN]=1 or
  - MCG operating in an external clocking mode and MCG\_C7[OSCSEL]=10 or MCG\_C5[PLLCLKEN0]=1, or
  - SIM\_SOPT2[PLLFLLSEL]=11

## 3.3.3 Oscillator electrical specifications

# 3.3.3.1 Oscillator DC electrical specifications Table 18. Oscillator DC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
$V_{DD}$	Supply voltage	1.71	_	3.6	V	
I <sub>DDOSC</sub>	Supply current — low-power mode (HGO=0)					1
	• 32 kHz	_	500	_	nA	
	• 4 MHz	_	200	_	μΑ	
	• 8 MHz (RANGE=01)	_	300	_	μA	
	• 16 MHz	_	950	_	μA	
	• 24 MHz	_	1.2	_	mA	
	• 32 MHz	_	1.5	_	mA	
I <sub>DDOSC</sub>	Supply current — high-gain mode (HGO=1)					1
	• 32 kHz	_	25	_	μΑ	
	• 4 MHz	_	400	_	μA	
	• 8 MHz (RANGE=01)	_	500	_	μΑ	
	• 16 MHz	_	2.5	_	mA	
	• 24 MHz	_	3	_	mA	
	• 32 MHz	_	4	_	mA	
C <sub>x</sub>	EXTAL load capacitance	_	_	_		2, 3
Су	XTAL load capacitance	_	_	_		2, 3
R <sub>F</sub>	Feedback resistor — low-frequency, low-power mode (HGO=0)	_	_	_	ΜΩ	2, 4
	Feedback resistor — low-frequency, high-gain mode (HGO=1)	_	10	_	ΜΩ	
	Feedback resistor — high-frequency, low-power mode (HGO=0)	_	_	_	ΜΩ	
	Feedback resistor — high-frequency, high-gain mode (HGO=1)	_	1	_	ΜΩ	
R <sub>S</sub>	Series resistor — low-frequency, low-power mode (HGO=0)	_	_	_	kΩ	
	Series resistor — low-frequency, high-gain mode (HGO=1)	_	200	_	kΩ	
	Series resistor — high-frequency, low-power mode (HGO=0)	_	_	_	kΩ	
	Series resistor — high-frequency, high-gain mode (HGO=1)					
		_	0	_	kΩ	
V <sub>pp</sub> <sup>5</sup>	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, low-power mode (HGO=0)	_	0.6	_	V	

Table 18. Oscillator DC electrical specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	Peak-to-peak amplitude of oscillation (oscillator mode) — low-frequency, high-gain mode (HGO=1)	_	V <sub>DD</sub>	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, low-power mode (HGO=0)	_	0.6	_	V	
	Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, high-gain mode (HGO=1)	_	V <sub>DD</sub>	_	V	

- 1. V<sub>DD</sub>=3.3 V, Temperature =25 °C
- 2. See crystal or resonator manufacturer's recommendation
- 3.  $C_x$  and  $C_v$  can be provided by using either integrated capacitors or external components.
- 4. When low-power mode is selected, R<sub>F</sub> is integrated and must not be attached externally.
- 5. The EXTAL and XTAL pins should only be connected to required oscillator components and must not be connected to any other device.

# 3.3.3.2 Oscillator frequency specifications Table 19. Oscillator frequency specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f <sub>osc_lo</sub>	Oscillator crystal or resonator frequency — low-frequency mode (MCG_C2[RANGE]=00)	32	_	40	kHz	
f <sub>osc_hi_1</sub>	Oscillator crystal or resonator frequency — high-frequency mode (low range) (MCG_C2[RANGE]=01)	3	_	8	MHz	
f <sub>osc_hi_2</sub>	Oscillator crystal or resonator frequency — high frequency mode (high range) (MCG_C2[RANGE]=1x)	8	_	32	MHz	
f <sub>ec_extal</sub>	Input clock frequency (external clock mode)	_	_	50	MHz	1, 2
t <sub>dc_extal</sub>	Input clock duty cycle (external clock mode)	40	50	60	%	
t <sub>cst</sub>	Crystal startup time — 32 kHz low-frequency, low-power mode (HGO=0)	_	750	_	ms	3, 4
	Crystal startup time — 32 kHz low-frequency, high-gain mode (HGO=1)	_	250	_	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), low-power mode (HGO=0)	_	0.6	_	ms	
	Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), high-gain mode (HGO=1)	_	1	_	ms	

- 1. Other frequency limits may apply when external clock is being used as a reference for the FLL or PLL.
- 2. When transitioning from FEI or FBI to FBE mode, restrict the frequency of the input clock so that, when it is divided by FRDIV, it remains within the limits of the DCO input clock frequency.
- 3. Proper PC board layout procedures must be followed to achieve specifications.

Crystal startup time is defined as the time between the oscillator being enabled and the OSCINIT bit in the MCG\_S register being set.

#### 3.3.4 32 kHz oscillator electrical characteristics

# 3.3.4.1 32 kHz oscillator DC electrical specifications Table 20. 32kHz oscillator DC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
$V_{BAT}$	Supply voltage	1.71	_	3.6	V
R <sub>F</sub>	Internal feedback resistor	_	100	_	ΜΩ
C <sub>para</sub>	Parasitical capacitance of EXTAL32 and XTAL32	_	5	7	pF
V <sub>pp</sub> <sup>1</sup>	Peak-to-peak amplitude of oscillation	_	0.6	_	V

<sup>1.</sup> When a crystal is being used with the 32 kHz oscillator, the EXTAL32 and XTAL32 pins should only be connected to required oscillator components and must not be connected to any other devices.

# 3.3.4.2 32 kHz oscillator frequency specifications Table 21. 32 kHz oscillator frequency specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f <sub>osc_lo</sub>	Oscillator crystal	_	32.768	_	kHz	
t <sub>start</sub>	Crystal start-up time	_	1000	_	ms	1
f <sub>ec_extal32</sub>	Externally provided input clock frequency	_	32.768	_	kHz	2
V <sub>ec_extal32</sub>	Externally provided input clock amplitude	700	_	$V_{BAT}$	mV	2, 3

<sup>1.</sup> Proper PC board layout procedures must be followed to achieve specifications.

# 3.4 Memories and memory interfaces

## 3.4.1 Flash electrical specifications

This section describes the electrical characteristics of the flash memory module.

<sup>2.</sup> This specification is for an externally supplied clock driven to EXTAL32 and does not apply to any other clock input. The oscillator remains enabled and XTAL32 must be left unconnected.

<sup>3.</sup> The parameter specified is a peak-to-peak value and  $V_{IH}$  and  $V_{IL}$  specifications do not apply. The voltage of the applied clock must be within the range of  $V_{SS}$  to  $V_{BAT}$ .

## 3.4.1.1 Flash timing specifications — program and erase

The following specifications represent the amount of time the internal charge pumps are active and do not include command overhead.

Table 22. NVM program/erase timing specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t <sub>hvpgm4</sub>	Longword Program high-voltage time	_	7.5	18	μs	_
t <sub>hversscr</sub>	Sector Erase high-voltage time	_	13	113	ms	1
t <sub>hversblk256k</sub>	Erase Block high-voltage time for 256 KB	_	104	904	ms	1

<sup>1.</sup> Maximum time based on expectations at cycling end-of-life.

# 3.4.1.2 Flash timing specifications — commands Table 23. Flash command timing specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	Read 1s Block execution time					1
t <sub>rd1blk256k</sub>	256 KB program flash	_	_	1.7	ms	
t <sub>rd1sec2k</sub>	Read 1s Section execution time (flash sector)	_	_	60	μs	1
t <sub>pgmchk</sub>	Program Check execution time	_	_	45	μs	1
t <sub>rdrsrc</sub>	Read Resource execution time	_	_	30	μs	1
t <sub>pgm4</sub>	Program Longword execution time	_	65	145	μs	_
	Erase Flash Block execution time					2
t <sub>ersblk256k</sub>	256 KB program flash	_	250	1500	ms	
t <sub>ersscr</sub>	Erase Flash Sector execution time	_	14	114	ms	2
t <sub>rd1all</sub>	Read 1s All Blocks execution time	_	_	1.8	ms	1
t <sub>rdonce</sub>	Read Once execution time	_	_	30	μs	1
t <sub>pgmonce</sub>	Program Once execution time	_	100	_	μs	_
t <sub>ersall</sub>	Erase All Blocks execution time	_	500	3000	ms	2
t <sub>vfykey</sub>	Verify Backdoor Access Key execution time	_	_	30	μs	1

<sup>1.</sup> Assumes 25 MHz flash clock frequency.

# 3.4.1.3 Flash high voltage current behaviors Table 24. Flash high voltage current behaviors

Symbol	Description	Min.	Тур.	Max.	Unit
I <sub>DD_PGM</sub>	Average current adder during high voltage flash programming operation	_	2.5	6.0	mA

<sup>2.</sup> Maximum times for erase parameters based on expectations at cycling end-of-life.

Table 24. Flash high voltage current behaviors (continued)

Symbol	Description	Min.	Тур.	Max.	Unit
I <sub>DD_ERS</sub>	Average current adder during high voltage flash erase operation	_	1.5	4.0	mA

# 3.4.1.4 Reliability specifications

#### Table 25. NVM reliability specifications

Symbol	Description	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
Program Flash						
t <sub>nvmretp10k</sub>	Data retention after up to 10 K cycles	5	50	_	years	_
t <sub>nvmretp1k</sub>	Data retention after up to 1 K cycles	20	100	_	years	_
n <sub>nvmcycp</sub>	Cycling endurance	10 K	50 K	_	cycles	2

<sup>1.</sup> Typical data retention values are based on measured response accelerated at high temperature and derated to a constant 25 °C use profile. Engineering Bulletin EB618 does not apply to this technology. Typical endurance defined in Engineering Bulletin EB619.

# 3.4.2 EzPort switching specifications

## Table 26. EzPort switching specifications

Num	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
EP1	EZP_CK frequency of operation (all commands except READ)	_	f <sub>SYS</sub> /2	MHz
EP1a	EZP_CK frequency of operation (READ command)	_	f <sub>SYS</sub> /8	MHz
EP2	EZP_CS negation to next EZP_CS assertion	2 x t <sub>EZP_CK</sub>	_	ns
EP3	EZP_CS input valid to EZP_CK high (setup)	5	_	ns
EP4	EZP_CK high to EZP_CS input invalid (hold)	5	_	ns
EP5	EZP_D input valid to EZP_CK high (setup)	2	_	ns
EP6	EZP_CK high to EZP_D input invalid (hold)	5	_	ns
EP7	EZP_CK low to EZP_Q output valid	_	25	ns
EP8	EZP_CK low to EZP_Q output invalid (hold)	0	_	ns
EP9	EZP_CS negation to EZP_Q tri-state	_	12	ns

<sup>2.</sup> Cycling endurance represents number of program/erase cycles at  $-40 \, ^{\circ}\text{C} \le T_{i} \le 125 \, ^{\circ}\text{C}$ .




Figure 11. EzPort Timing Diagram

## 3.4.3 Flexbus switching specifications

All processor bus timings are synchronous; input setup/hold and output delay are given in respect to the rising edge of a reference clock, FB\_CLK. The FB\_CLK frequency may be the same as the internal system bus frequency or an integer divider of that frequency.

The following timing numbers indicate when data is latched or driven onto the external bus, relative to the Flexbus output clock (FB\_CLK). All other timing relationships can be derived from these values.

Num	Description	Min.	Max.	Unit	Notes
	Operating voltage	2.7	3.6	V	
	Frequency of operation	_	30	MHz	
FB1	Clock period	33.3	_	ns	
FB2	Address, data, and control output valid	_	15	ns	
FB3	Address, data, and control output hold	0.5	_	ns	1
FB4	Data and FB_TA input setup	14.5	_	ns	
FB5	Data and FB_TA input hold	0.5	_	ns	2

Table 27. Flexbus limited voltage range switching specifications

<sup>1.</sup> Specification is valid for all FB\_AD[31:0], FB\_BE/BWEn, FB\_CSn, FB\_OE, FB\_R/W,FB\_TBST, FB\_TSIZ[1:0], FB\_ALE, and FB\_TS.

#### Peripheral operating requirements and behaviors

2. Specification is valid for all FB\_AD[31:0] and  $\overline{\text{FB}\_\text{TA}}$ .

Table 28. Flexbus full voltage range switching specifications

Num	Description	Min.	Max.	Unit	Notes
	Operating voltage	1.71	3.6	V	
	Frequency of operation	_	30	MHz	
FB1	Clock period	33.3	_	ns	
FB2	Address, data, and control output valid	_	21.5	ns	
FB3	Address, data, and control output hold	-1.0	_	ns	1
FB4	Data and FB_TA input setup	20.0	_	ns	
FB5	Data and FB_TA input hold	0.5	_	ns	2

<sup>1.</sup> Specification is valid for all FB\_AD[31:0], FB\_BE/BWEn, FB\_CSn, FB\_OE, FB\_R/W,FB\_TBST, FB\_TSIZ[1:0], FB\_ALE, and FB\_TS.

<sup>2.</sup> Specification is valid for all FB\_AD[31:0] and FB\_TA.




Figure 12. FlexBus read timing diagram




Figure 13. FlexBus write timing diagram

# 3.5 Security and integrity modules

There are no specifications necessary for the device's security and integrity modules.

# 3.6 Analog

### 3.6.1 ADC electrical specifications

The 16-bit accuracy specifications listed in Table 29 and Table 30 are achievable on the differential pins ADCx\_DPx, ADCx\_DMx.

All other ADC channels meet the 13-bit differential/12-bit single-ended accuracy specifications.

# 3.6.1.1 16-bit ADC operating conditions Table 29. 16-bit ADC operating conditions

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
$V_{DDA}$	Supply voltage	Absolute	1.71	_	3.6	V	
$\Delta V_{DDA}$	Supply voltage	Delta to V <sub>DD</sub> (V <sub>DD</sub> – V <sub>DDA</sub> )	-100	0	+100	mV	2
$\Delta V_{SSA}$	Ground voltage	Delta to V <sub>SS</sub> (V <sub>SS</sub> – V <sub>SSA</sub> )	-100	0	+100	mV	2
V <sub>REFH</sub>	ADC reference voltage high		1.13	$V_{DDA}$	$V_{DDA}$	V	
V <sub>REFL</sub>	ADC reference voltage low		$V_{SSA}$	V <sub>SSA</sub>	V <sub>SSA</sub>	V	
V <sub>ADIN</sub>	Input voltage	16-bit differential mode	VREFL	_	31/32 * VREFH	V	
		All other modes	VREFL	_	VREFH		
C <sub>ADIN</sub>	Input	16-bit mode	_	8	10	pF	
	capacitance	8-bit / 10-bit / 12-bit modes	_	4	5		
R <sub>ADIN</sub>	Input series resistance		_	2	5	kΩ	
R <sub>AS</sub>	Analog source resistance (external)	13-bit / 12-bit modes f <sub>ADCK</sub> < 4 MHz	_	_	5	kΩ	3
f <sub>ADCK</sub>	ADC conversion clock frequency	≤ 13-bit mode	1.0	_	24.0	MHz	4
f <sub>ADCK</sub>	ADC conversion clock frequency	16-bit mode	2.0	_	12.0	MHz	4
C <sub>rate</sub>	ADC conversion	≤ 13-bit modes					5
	rate	No ADC hardware averaging	20	_	1200	Ksps	
		Continuous conversions enabled, subsequent conversion time					
C <sub>rate</sub>	ADC conversion	16-bit mode					5
	rate	No ADC hardware averaging	37	_	461	Ksps	

Table 29. 16-bit ADC operating conditions

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
		Continuous conversions					
		enabled, subsequent					
		conversion time					

- 1. Typical values assume V<sub>DDA</sub> = 3.0 V, Temp = 25 °C, f<sub>ADCK</sub> = 1.0 MHz, unless otherwise stated. Typical values are for reference only, and are not tested in production.
- 2. DC potential difference.
- 3. This resistance is external to MCU. To achieve the best results, the analog source resistance must be kept as low as possible. The results in this data sheet were derived from a system that had < 8  $\Omega$  analog source resistance. The  $R_{AS}/C_{AS}$  time constant should be kept to < 1 ns.
- 4. To use the maximum ADC conversion clock frequency, CFG2[ADHSC] must be set and CFG1[ADLPC] must be clear.
- 5. For guidelines and examples of conversion rate calculation, download the ADC calculator tool.




Figure 14. ADC input impedance equivalency diagram

#### 3.6.1.2 16-bit ADC electrical characteristics

Table 30. 16-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ )

Symbol	Description	Conditions <sup>1</sup>	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
I <sub>DDA_ADC</sub>	Supply current		0.215	_	1.7	mA	3

Table 30. 16-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)

Symbol	Description	Conditions <sup>1</sup>	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
	ADC asynchronous	• ADLPC = 1, ADHSC = 0	1.2	2.4	3.9	MHz	t <sub>ADACK</sub> = 1/
	clock source	• ADLPC = 1, ADHSC = 1	2.4	4.0	6.1	MHz	f <sub>ADACK</sub>
f <sub>ADACK</sub>		• ADLPC = 0, ADHSC = 0	3.0	5.2	7.3	MHz	
		• ADLPC = 0, ADHSC = 1	4.4	6.2	9.5	MHz	
	Sample Time	See Reference Manual chapter	for sample t	imes			
TUE	Total unadjusted	12-bit modes	_	±4	±6.8	LSB <sup>4</sup>	5
	error	<12-bit modes	_	±1.4	±2.1		
DNL	Differential non- linearity	12-bit modes	_	±0.7	-1.1 to +1.9	LSB <sup>4</sup>	5
		<12-bit modes	_	±0.2	-0.3 to		
INL	Integral non-linearity	12-bit modes	_	±1.0	-2.7 to +1.9	LSB <sup>4</sup>	5
		• <12-bit modes	_	±0.5	-0.7 to +0.5		
E <sub>FS</sub>	Full-scale error	12-bit modes	_	-4	-5.4	LSB <sup>4</sup>	$V_{ADIN} = V_{DDA}^{5}$
		<ul><li>&lt;12-bit modes</li></ul>	_	-1.4	-1.8		
EQ	Quantization error	16-bit modes	_	-1 to 0	_	LSB <sup>4</sup>	
		• ≤13-bit modes	_	_	±0.5		
ENOB	Effective number of	16-bit differential mode					6
	bits	• Avg = 32	12.8	14.5	_	bits	
		• Avg = 4	11.9	13.8	_	bits	
		16-bit single-ended mode					
		• Avg = 32	12.2	13.9	_	bits	
		• Avg = 4	11.4	13.1	_	bits	
	Signal-to-noise plus	See ENOB					
SINAD	distortion	000 21103	6.02 ×	ENOB +	1.76	dB	
THD	Total harmonic distortion	16-bit differential mode				dB	7
	distortion	• Avg = 32	_	-94	_	dB	
		16-bit single-ended mode		25		שט	
		• Avg = 32	_	-85	_		
SFDR	Spurious free	16-bit differential mode			_	dB	7
	dynamic range	• Avg = 32	82	95	_		
		16-bit single-ended mode	78	90	_	dB	

Table 30. 16-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)

Symbol	Description	Conditions <sup>1</sup>	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
		• Avg = 32					
E <sub>IL</sub>	Input leakage error			$I_{ln} \times R_{AS}$		mV	I <sub>In</sub> = leakage current
							(refer to the MCU's voltage and current operating ratings)
	Temp sensor slope	Across the full temperature range of the device	1.55	1.62	1.69	mV/°C	8
V <sub>TEMP25</sub>	Temp sensor voltage	25 °C	706	716	726	mV	8

- 1. All accuracy numbers assume the ADC is calibrated with  $V_{REFH} = V_{DDA}$
- 2. Typical values assume V<sub>DDA</sub> = 3.0 V, Temp = 25 °C, f<sub>ADCK</sub> = 2.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
- The ADC supply current depends on the ADC conversion clock speed, conversion rate and ADC\_CFG1[ADLPC] (low power). For lowest power operation, ADC\_CFG1[ADLPC] must be set, the ADC\_CFG2[ADHSC] bit must be clear with 1 MHz ADC conversion clock speed.
- 4.  $1 LSB = (V_{REFH} V_{REFL})/2^{N}$
- 5. ADC conversion clock < 16 MHz, Max hardware averaging (AVGE = %1, AVGS = %11)
- 6. Input data is 100 Hz sine wave. ADC conversion clock < 12 MHz.
- 7. Input data is 1 kHz sine wave. ADC conversion clock < 12 MHz.
- 8. ADC conversion clock < 3 MHz

Typical ADC 16-bit Differential ENOB vs ADC Clock 100Hz, 90% FS Sine Input 15.00 14.70 14.40 14.10 13.80 13.50 13.20 12.90 12.60 Hardware Averaging Disabled Averaging of 4 samples 12.30 Averaging of 8 samples Averaging of 32 samples 12.00

Figure 15. Typical ENOB vs. ADC\_CLK for 16-bit differential mode

ADC Clock Frequency (MHz)




Figure 16. Typical ENOB vs. ADC\_CLK for 16-bit single-ended mode

### 3.6.2 CMP and 6-bit DAC electrical specifications

Table 31. Comparator and 6-bit DAC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
$V_{DD}$	Supply voltage	1.71	_	3.6	V
I <sub>DDHS</sub>	Supply current, High-speed mode (EN=1, PMODE=1)	_	_	200	μΑ
I <sub>DDLS</sub>	Supply current, low-speed mode (EN=1, PMODE=0)	_	_	20	μΑ
V <sub>AIN</sub>	Analog input voltage	V <sub>SS</sub> - 0.3	_	$V_{DD}$	V
V <sub>AIO</sub>	Analog input offset voltage	_	_	20	mV
V <sub>H</sub>	Analog comparator hysteresis <sup>1</sup>				
	• CR0[HYSTCTR] = 00	_	5	_	mV
	• CR0[HYSTCTR] = 01	_	10	_	mV
	• CR0[HYSTCTR] = 10	_	20	_	mV
	• CR0[HYSTCTR] = 11	_	30	_	mV
V <sub>CMPOh</sub>	Output high	V <sub>DD</sub> – 0.5	_	_	V
V <sub>CMPOI</sub>	Output low	_		0.5	V
t <sub>DHS</sub>	Propagation delay, high-speed mode (EN=1, PMODE=1)	20	50	200	ns
t <sub>DLS</sub>	Propagation delay, low-speed mode (EN=1, PMODE=0)	80	250	600	ns
	Analog comparator initialization delay <sup>2</sup>	_	_	40	μs
I <sub>DAC6b</sub>	6-bit DAC current adder (enabled)	_	7	_	μΑ
INL	6-bit DAC integral non-linearity	-0.5	_	0.5	LSB <sup>3</sup>
DNL	6-bit DAC differential non-linearity	-0.3	_	0.3	LSB

#### Peripheral operating requirements and behaviors

- 1. Typical hysteresis is measured with input voltage range limited to 0.6 to  $V_{DD}$ =0.6 V.
- 2. Comparator initialization delay is defined as the time between software writes to change control inputs (Writes to CMP\_DACCR[DACEN], CMP\_DACCR[VRSEL], CMP\_DACCR[VOSEL], CMP\_MUXCR[PSEL], and CMP\_MUXCR[MSEL]) and the comparator output settling to a stable level.
- 3.  $1 LSB = V_{reference}/64$




Figure 17. Typical hysteresis vs. Vin level (VDD = 3.3 V, PMODE = 0)




Figure 18. Typical hysteresis vs. Vin level (VDD = 3.3 V, PMODE = 1)

#### 3.6.3 12-bit DAC electrical characteristics

# 3.6.3.1 12-bit DAC operating requirements Table 32. 12-bit DAC operating requirements

Symbol	Desciption	Min.	Max.	Unit	Notes
$V_{DDA}$	Supply voltage	1.71	3.6	V	
V <sub>DACR</sub>	Reference voltage	1.13	3.6	V	1
C <sub>L</sub>	Output load capacitance	_	100	pF	2
IL	Output load current	_	1	mA	

<sup>1.</sup> The DAC reference can be selected to be  $V_{DDA}$  or  $V_{REFH}$ .

<sup>2.</sup> A small load capacitance (47 pF) can improve the bandwidth performance of the DAC.

#### 3.6.3.2 12-bit DAC operating behaviors Table 33. 12-bit DAC operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I <sub>DDA_DACL</sub>	Supply current — low-power mode	_	_	330	μΑ	
I <sub>DDA_DACH</sub>	Supply current — high-speed mode	_	_	1200	μΑ	
t <sub>DACLP</sub>	Full-scale settling time (0x080 to 0xF7F) — low-power mode	_	100	200	μs	1
t <sub>DACHP</sub>	Full-scale settling time (0x080 to 0xF7F) — high-power mode	_	15	30	μs	1
t <sub>CCDACLP</sub>	Code-to-code settling time (0xBF8 to 0xC08) — low-power mode and high-speed mode	_	0.7	1	μs	1
V <sub>dacoutl</sub>	DAC output voltage range low — high- speed mode, no load, DAC set to 0x000	_	_	100	mV	
V <sub>dacouth</sub>	DAC output voltage range high — high- speed mode, no load, DAC set to 0xFFF	V <sub>DACR</sub> -100	_	V <sub>DACR</sub>	mV	
INL	Integral non-linearity error — high speed mode	_	_	±8	LSB	2
DNL	Differential non-linearity error — V <sub>DACR</sub> > 2 V	_	_	±1	LSB	3
DNL	Differential non-linearity error — V <sub>DACR</sub> = VREF_OUT	_	_	±1	LSB	4
V <sub>OFFSET</sub>	Offset error	_	±0.4	±0.8	%FSR	5
E <sub>G</sub>	Gain error	_	±0.1	±0.6	%FSR	5
PSRR	Power supply rejection ratio, V <sub>DDA</sub> ≥ 2.4 V	60	_	90	dB	
T <sub>CO</sub>	Temperature coefficient offset voltage	_	3.7	_	μV/C	6
$T_GE$	Temperature coefficient gain error	_	0.000421	_	%FSR/C	
Rop	Output resistance (load = $3 \text{ k}\Omega$ )	_	_	250	Ω	
SR	Slew rate -80h→ F7Fh→ 80h				V/µs	
	High power (SP <sub>HP</sub> )	1.2	1.7	_		
	Low power (SP <sub>LP</sub> )	0.05	0.12	_		
BW	3dB bandwidth				kHz	
	High power (SP <sub>HP</sub> )	550	_	_		
	Low power (SP <sub>LP</sub> )	40				

- 1. Settling within ±1 LSB
- 2. The INL is measured for 0 + 100 mV to  $V_{DACR}$  –100 mV
- 3. The DNL is measured for 0 + 100 mV to V<sub>DACR</sub> -100 mV

  4. The DNL is measured for 0 + 100 mV to V<sub>DACR</sub> -100 mV with V<sub>DDA</sub> > 2.4 V

  5. Calculated by a best fit curve from V<sub>SS</sub> + 100 mV to V<sub>DACR</sub> 100 mV

  1. (DACR 100 mV to V<sub>DACR</sub> 100
- 6.  $V_{DDA} = 3.0 \text{ V}$ , reference select set for  $V_{DDA}$  (DACx\_CO:DACRFS = 1), high power mode (DACx\_CO:LPEN = 0), DAC set to 0x800, temperature range is across the full range of the device




Figure 19. Typical INL error vs. digital code




Figure 20. Offset at half scale vs. temperature

# 3.6.4 Voltage reference electrical specifications

Table 34. VREF full-range operating requirements

Symbol	Description	Min. Max.		Unit	Notes
$V_{DDA}$	Supply voltage	1.71 3.6		V	
T <sub>A</sub>	Temperature	Operating to range of t		°C	
C <sub>L</sub>	Output load capacitance	10	00	nF	1, 2

- 1. C<sub>L</sub> must be connected to VREF\_OUT if the VREF\_OUT functionality is being used for either an internal or external reference.
- 2. The load capacitance should not exceed  $\pm$ -25% of the nominal specified  $C_L$  value over the operating temperature range of the device.

Table 35. VREF full-range operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>out</sub>	Voltage reference output with factory trim at nominal V <sub>DDA</sub> and temperature=25°C	1.1920	1.1950	1.1980	V	1
V <sub>out</sub>	Voltage reference output with user trim at nominal V <sub>DDA</sub> and temperature=25°C	1.1945	1.1950	1.1955	V	1
V <sub>step</sub>	Voltage reference trim step	_	0.5	_	mV	1
V <sub>tdrift</sub>	Temperature drift (Vmax -Vmin across the full temperature range)	_	_	15	mV	1
I <sub>bg</sub>	Bandgap only current	_	_	80	μA	
I <sub>lp</sub>	Low-power buffer current	_	_	360	uA	1
I <sub>hp</sub>	High-power buffer current	_	_	1	mA	1
$\Delta V_{LOAD}$	Load regulation				μV	1, 2
	• current = ± 1.0 mA	_	200	_		
T <sub>stup</sub>	Buffer startup time	_	_	100	μs	
T <sub>chop_osc_st</sub>	Internal bandgap start-up delay with chop oscillator enabled	_	_	35	ms	
V <sub>vdrift</sub>	Voltage drift (Vmax -Vmin across the full voltage range)	_	2	_	mV	1

- 1. See the chip's Reference Manual for the appropriate settings of the VREF Status and Control register.
- 2. Load regulation voltage is the difference between the VREF\_OUT voltage with no load vs. voltage with defined load

Table 36. VREF limited-range operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
T <sub>A</sub>	Temperature	0	70	°C	

Table 37. VREF limited-range operating behaviors

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>tdrift</sub>	Temperature drift (V <sub>max</sub> -V <sub>min</sub> across the limited temperature range)	_	10	mV	

#### 3.7 Timers

See General switching specifications.

## 3.8 Communication interfaces

#### 3.8.1 USB electrical specifications

The USB electricals for the USB On-the-Go module conform to the standards documented by the Universal Serial Bus Implementers Forum. For the most up-to-date standards, visit **usb.org**.

#### **NOTE**

The MCGPLLCLK meets the USB jitter and signaling rate specifications for certification with the use of an external clock/crystal for both Device and Host modes.

The MCGFLLCLK does not meet the USB jitter or signaling rate specifications for certification.

The IRC48M meets the USB jitter and signaling rate specifications for certification in Device mode when the USB clock recovery mode is enabled. It does not meet the USB signaling rate specifications for certification in Host mode operation.

# 3.8.2 USB VREG electrical specifications

Table 38. USB VREG electrical specifications

Symbol	Description	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
VREGIN	Input supply voltage	2.7	_	5.5	V	
I <sub>DDon</sub>	Quiescent current — Run mode, load current equal zero, input supply (VREGIN) > 3.6 V	_	125	186	μΑ	
I <sub>DDstby</sub>	Quiescent current — Standby mode, load current equal zero	_	1.1	10	μА	
I <sub>DDoff</sub>	Quiescent current — Shutdown mode  • VREGIN = 5.0 V and temperature=25 °C  • Across operating voltage and temperature	<u> </u>	650 —	4	nA μA	
I <sub>LOADrun</sub>	Maximum load current — Run mode	_	_	120	mA	
I <sub>LOADstby</sub>	Maximum load current — Standby mode	_	_	1	mA	
V <sub>Reg33out</sub>	Regulator output voltage — Input supply (VREGIN) > 3.6 V					
	Run mode     Standby mode	3	3.3	3.6	V	
	- Standby mode	2.1	2.8	3.6	V	

Table 38. USB VREG electrical specifications (continued)

Symbol	Description	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
V <sub>Reg33out</sub>	Regulator output voltage — Input supply (VREGIN) < 3.6 V, pass-through mode	2.1	_	3.6	V	2
C <sub>OUT</sub>	External output capacitor	1.76	2.2	8.16	μF	
ESR	External output capacitor equivalent series resistance	1	_	100	mΩ	
I <sub>LIM</sub>	Short circuit current	_	290	_	mA	

- 1. Typical values assume VREGIN = 5.0 V, Temp = 25  $^{\circ}$ C unless otherwise stated.
- 2. Operating in pass-through mode: regulator output voltage equal to the input voltage minus a drop proportional to I<sub>Load</sub>.

### 3.8.3 DSPI switching specifications (limited voltage range)

The Deserial Serial Peripheral Interface (DSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provide DSPI timing characteristics for classic SPI timing modes. Refer to the SPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

Table 39. Master mode DSPI timing (limited voltage range)

Num	Description	Min.	Max.	Unit	Notes
	Operating voltage	2.7	3.6	V	
	Frequency of operation	_	30	MHz	
DS1	DSPI_SCK output cycle time	2 x t <sub>BUS</sub>	_	ns	
DS2	DSPI_SCK output high/low time	(t <sub>SCK</sub> /2) - 2	$(t_{SCK}/2) + 2$	ns	
DS3	DSPI_PCSn valid to DSPI_SCK delay	(t <sub>BUS</sub> x 2) –	_	ns	1
DS4	DSPI_SCK to DSPI_PCSn invalid delay	(t <sub>BUS</sub> x 2) –	_	ns	2
DS5	DSPI_SCK to DSPI_SOUT valid	_	8.5	ns	
DS6	DSPI_SCK to DSPI_SOUT invalid	-2	_	ns	
DS7	DSPI_SIN to DSPI_SCK input setup	16.2	_	ns	
DS8	DSPI_SCK to DSPI_SIN input hold	0	_	ns	

- 1. The delay is programmable in SPIx\_CTARn[PSSCK] and SPIx\_CTARn[CSSCK].
- 2. The delay is programmable in SPIx\_CTARn[PASC] and SPIx\_CTARn[ASC].




Figure 21. DSPI classic SPI timing — master mode

Table 40. Slave mode DSPI timing (limited voltage range)

Num	Description	Min.	Max.	Unit	Notes
	Operating voltage	2.7	3.6	V	
	Frequency of operation	_	15	MHz	1
DS9	DSPI_SCK input cycle time	4 x t <sub>BUS</sub>	_	ns	
DS10	DSPI_SCK input high/low time	(t <sub>SCK</sub> /2) - 2	(t <sub>SCK</sub> /2) + 2	ns	
DS11	DSPI_SCK to DSPI_SOUT valid	_	21.4	ns	
DS12	DSPI_SCK to DSPI_SOUT invalid	0	_	ns	
DS13	DSPI_SIN to DSPI_SCK input setup	2.6	_	ns	
DS14	DSPI_SCK to DSPI_SIN input hold	7	_	ns	
DS15	DSPI_SS active to DSPI_SOUT driven	_	17	ns	
DS16	DSPI_SS inactive to DSPI_SOUT not driven	_	17	ns	

1. The maximum operating frequency is measured with noncontinuous CS and SCK. When DSPI is configured with continuous CS and SCK, the SPI clock must not be greater than 1/6 of the bus clock. For example, when the bus clock is 60 MHz, the SPI clock must not be greater than 10 MHz.




Figure 22. DSPI classic SPI timing — slave mode

#### 3.8.4 DSPI switching specifications (full voltage range)

The Deserial Serial Peripheral Interface (DSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provides DSPI timing characteristics for classic SPI timing modes. Refer to the SPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

Num	Description	Min.	Max.	Unit	Notes
	Operating voltage	1.71	3.6	V	1
	Frequency of operation	_	15	MHz	
DS1	DSPI_SCK output cycle time	4 x t <sub>BUS</sub>	_	ns	
DS2	DSPI_SCK output high/low time	(t <sub>SCK</sub> /2) - 4	(t <sub>SCK/2)</sub> + 4	ns	
DS3	DSPI_PCSn valid to DSPI_SCK delay	(t <sub>BUS</sub> x 2) – 4	_	ns	2
DS4	DSPI_SCK to DSPI_PCSn invalid delay	(t <sub>BUS</sub> x 2) – 4	_	ns	3
DS5	DSPI_SCK to DSPI_SOUT valid	_	10	ns	
DS6	DSPI_SCK to DSPI_SOUT invalid	-4.5	_	ns	
DS7	DSPI_SIN to DSPI_SCK input setup	24.6		ns	
DS8	DSPI_SCK to DSPI_SIN input hold	0	_	ns	

Table 41. Master mode DSPI timing (full voltage range)

<sup>3.</sup> The delay is programmable in SPIx\_CTARn[PASC] and SPIx\_CTARn[ASC].




Figure 23. DSPI classic SPI timing — master mode

<sup>1.</sup> The DSPI module can operate across the entire operating voltage for the processor, but to run across the full voltage range the maximum frequency of operation is reduced.

<sup>2.</sup> The delay is programmable in SPIx\_CTARn[PSSCK] and SPIx\_CTARn[CSSCK].

Num	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
	Frequency of operation	_	7.5	MHz
DS9	DSPI_SCK input cycle time	8 x t <sub>BUS</sub>	_	ns
DS10	DSPI_SCK input high/low time	(t <sub>SCK</sub> /2) - 4	(t <sub>SCK/2)</sub> + 4	ns
DS11	DSPI_SCK to DSPI_SOUT valid	_	29.5	ns
DS12	DSPI_SCK to DSPI_SOUT invalid	0	_	ns
DS13	DSPI_SIN to DSPI_SCK input setup	3.2	_	ns
DS14	DSPI_SCK to DSPI_SIN input hold	7	_	ns
DS15	DSPI_SS active to DSPI_SOUT driven	_	25	ns
DS16	DSPI_SS inactive to DSPI_SOUT not driven	_	25	ns




Figure 24. DSPI classic SPI timing — slave mode

# 3.8.5 Inter-Integrated Circuit Interface (I<sup>2</sup>C) timing Table 43. I<sup>2</sup>C timing

Characteristic	Symbol	Standard Mode		Fast Mode		Standard Mode Fast Mode		Unit
		Minimum	Maximum	Minimum	Maximum			
SCL Clock Frequency	f <sub>SCL</sub>	0	100	0	400 <sup>1</sup>	kHz		
Hold time (repeated) START condition. After this period, the first clock pulse is generated.	t <sub>HD</sub> ; STA	4	_	0.6	_	μs		
LOW period of the SCL clock	t <sub>LOW</sub>	4.7	_	1.25	_	μs		
HIGH period of the SCL clock	t <sub>HIGH</sub>	4		0.6	_	μs		
Set-up time for a repeated START condition	t <sub>SU</sub> ; STA	4.7		0.6	_	μs		

Table 43.	I <sup>2</sup> C timing	(continued)
-----------	-------------------------	-------------

Characteristic	Symbol	Standard Mode		Fast Mode		Unit
		Minimum	Maximum	Minimum	Maximum	
Data hold time for I <sup>2</sup> C bus devices	t <sub>HD</sub> ; DAT	0 <sup>2</sup>	3.45 <sup>3</sup>	04	0.9 <sup>2</sup>	μs
Data set-up time	t <sub>SU</sub> ; DAT	250 <sup>5</sup>	_	100 <sup>3, 6</sup>	_	ns
Rise time of SDA and SCL signals	t <sub>r</sub>	_	1000	20 +0.1C <sub>b</sub> <sup>7</sup>	300	ns
Fall time of SDA and SCL signals	t <sub>f</sub>	_	300	20 +0.1C <sub>b</sub> <sup>6</sup>	300	ns
Set-up time for STOP condition	t <sub>SU</sub> ; STO	4	_	0.6	_	μs
Bus free time between STOP and START condition	t <sub>BUF</sub>	4.7	_	1.3	_	μs
Pulse width of spikes that must be suppressed by the input filter	t <sub>SP</sub>	N/A	N/A	0	50	ns

- 1. The maximum SCL Clock Frequency in Fast mode with maximum bus loading can only be achieved when using the High drive pins across the full voltage range and when using the Normal drive pins and VDD ≥ 2.7 V.
- 2. The master mode I<sup>2</sup>C deasserts ACK of an address byte simultaneously with the falling edge of SCL. If no slaves acknowledge this address byte, then a negative hold time can result, depending on the edge rates of the SDA and SCL lines.
- 3. The maximum tHD; DAT must be met only if the device does not stretch the LOW period (tLOW) of the SCL signal.
- 4. Input signal Slew = 10 ns and Output Load = 50 pF
- 5. Set-up time in slave-transmitter mode is 1 IPBus clock period, if the TX FIFO is empty.
- 6. A Fast mode I<sup>2</sup>C bus device can be used in a Standard mode I2C bus system, but the requirement t<sub>SU; DAT</sub> ≥ 250 ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, then it must output the next data bit to the SDA line t<sub>rmax</sub> + t<sub>SU; DAT</sub> = 1000 + 250 = 1250 ns (according to the Standard mode I<sup>2</sup>C bus specification) before the SCL line is released.
- 7.  $C_b = total$  capacitance of the one bus line in pF.

Table 44. I <sup>2</sup>C 1 Mbps timing

Characteristic	Symbol	Minimum	Maximum	Unit
SCL Clock Frequency	f <sub>SCL</sub>	0	1 <sup>1</sup>	MHz
Hold time (repeated) START condition. After this period, the first clock pulse is generated.	t <sub>HD</sub> ; STA	0.26	_	μs
LOW period of the SCL clock	t <sub>LOW</sub>	0.5	_	μs
HIGH period of the SCL clock	t <sub>HIGH</sub>	0.26	_	μs
Set-up time for a repeated START condition	t <sub>SU</sub> ; STA	0.26	_	μs
Data hold time for I <sub>2</sub> C bus devices	t <sub>HD</sub> ; DAT	0	_	μs
Data set-up time	t <sub>SU</sub> ; DAT	50	_	ns
Rise time of SDA and SCL signals	t <sub>r</sub>	20 +0.1C <sub>b</sub> , <sup>2</sup>	120	ns
Fall time of SDA and SCL signals	t <sub>f</sub>	20 +0.1C <sub>b</sub> <sup>2</sup>	120	ns
Set-up time for STOP condition	t <sub>SU</sub> ; STO	0.26	_	μs
Bus free time between STOP and START condition	t <sub>BUF</sub>	0.5	_	μs
Pulse width of spikes that must be suppressed by the input filter	t <sub>SP</sub>	0	50	ns

- 1. The maximum SCL clock frequency of 1 Mbps can support maximum bus loading when using the High drive pins across the full voltage range.
- 2. C<sub>b</sub> = total capacitance of the one bus line in pF.




Figure 25. Timing definition for devices on the I<sup>2</sup>C bus

#### 3.8.6 UART switching specifications

See General switching specifications.

#### 3.8.7 I2S/SAI switching specifications

This section provides the AC timing for the I2S/SAI module in master mode (clocks are driven) and slave mode (clocks are input). All timing is given for noninverted serial clock polarity (TCR2[BCP] is 0, RCR2[BCP] is 0) and a noninverted frame sync (TCR4[FSP] is 0, RCR4[FSP] is 0). If the polarity of the clock and/or the frame sync have been inverted, all the timing remains valid by inverting the bit clock signal (BCLK) and/or the frame sync (FS) signal shown in the following figures.

# 3.8.7.1 Normal Run, Wait and Stop mode performance over a limited operating voltage range

This section provides the operating performance over a limited operating voltage for the device in Normal Run, Wait and Stop modes.

Table 45. I2S/SAI master mode timing in Normal Run, Wait and Stop modes (limited voltage range)

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	2.7	3.6	V
S1	I2S_MCLK cycle time	40	_	ns
S2	I2S_MCLK pulse width high/low	45%	55%	MCLK period

Table 45. I2S/SAI master mode timing in Normal Run, Wait and Stop modes (limited voltage range) (continued)

Num.	Characteristic	Min.	Max.	Unit
S3	I2S_TX_BCLK/I2S_RX_BCLK cycle time (output)	80	_	ns
S4	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low	45%	55%	BCLK period
S5	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output valid	_	15	ns
S6	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output invalid	0	_	ns
S7	I2S_TX_BCLK to I2S_TXD valid	_	15	ns
S8	I2S_TX_BCLK to I2S_TXD invalid	0	_	ns
S9	I2S_RXD/I2S_RX_FS input setup before I2S_RX_BCLK	18	_	ns
S10	I2S_RXD/I2S_RX_FS input hold after I2S_RX_BCLK	0	_	ns




Figure 26. I2S/SAI timing — master modes

Table 46. I2S/SAI slave mode timing in Normal Run, Wait and Stop modes (limited voltage range)

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	2.7	3.6	V
S11	I2S_TX_BCLK/I2S_RX_BCLK cycle time (input)	80	_	ns
S12	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input)	45%	55%	MCLK period
S13	I2S_TX_FS/I2S_RX_FS input setup before I2S_TX_BCLK/I2S_RX_BCLK	4.5	_	ns

Table 46. I2S/SAI slave mode timing in Normal Run, Wait and Stop modes (limited voltage range) (continued)

Num.	Characteristic	Min.	Max.	Unit
S14	I2S_TX_FS/I2S_RX_FS input hold after I2S_TX_BCLK/I2S_RX_BCLK	2	_	ns
S15	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output valid	_	20	ns
S16	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output invalid	0	_	ns
S17	I2S_RXD setup before I2S_RX_BCLK	4.5	_	ns
S18	I2S_RXD hold after I2S_RX_BCLK	2	_	ns
S19	I2S_TX_FS input assertion to I2S_TXD output valid1	_	25	ns

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear




Figure 27. I2S/SAI timing — slave modes

# 3.8.7.2 Normal Run, Wait and Stop mode performance over the full operating voltage range

This section provides the operating performance over the full operating voltage for the device in Normal Run, Wait and Stop modes.

Table 47. I2S/SAI master mode timing in Normal Run, Wait and Stop modes (full voltage range)

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S1	I2S_MCLK cycle time	40	_	ns
S2	I2S_MCLK pulse width high/low	45%	55%	MCLK period

Table 47. I2S/SAI master mode timing in Normal Run, Wait and Stop modes (full voltage range) (continued)

Num.	Characteristic	Min.	Max.	Unit
S3	I2S_TX_BCLK/I2S_RX_BCLK cycle time (output)	80	_	ns
S4	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low	45%	55%	BCLK period
S5	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output valid	_	15	ns
S6	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output invalid	-1.0	_	ns
S7	I2S_TX_BCLK to I2S_TXD valid	_	15	ns
S8	I2S_TX_BCLK to I2S_TXD invalid	0	_	ns
S9	I2S_RXD/I2S_RX_FS input setup before I2S_RX_BCLK	27	_	ns
S10	I2S_RXD/I2S_RX_FS input hold after I2S_RX_BCLK	0	_	ns




Figure 28. I2S/SAI timing — master modes

Table 48. I2S/SAI slave mode timing in Normal Run, Wait and Stop modes (full voltage range)

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S11	I2S_TX_BCLK/I2S_RX_BCLK cycle time (input)	80	_	ns
S12	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input)	45%	55%	MCLK period
S13	I2S_TX_FS/I2S_RX_FS input setup before I2S_TX_BCLK/I2S_RX_BCLK	5.8	_	ns

Table 48. I2S/SAI slave mode timing in Normal Run, Wait and Stop modes (full voltage range) (continued)

Num.	Characteristic	Min.	Max.	Unit
S14	I2S_TX_FS/I2S_RX_FS input hold after I2S_TX_BCLK/I2S_RX_BCLK	2	_	ns
S15	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output valid	_	28.5	ns
S16	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output invalid	0	_	ns
S17	I2S_RXD setup before I2S_RX_BCLK	5.8	_	ns
S18	I2S_RXD hold after I2S_RX_BCLK	2	_	ns
S19	I2S_TX_FS input assertion to I2S_TXD output valid1	_	26.3	ns

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear




Figure 29. I2S/SAI timing — slave modes

# 3.8.7.3 VLPR, VLPW, and VLPS mode performance over the full operating voltage range

This section provides the operating performance over the full operating voltage for the device in VLPR, VLPW, and VLPS modes.

Table 49. I2S/SAI master mode timing in VLPR, VLPW, and VLPS modes (full voltage range)

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S1	I2S_MCLK cycle time	62.5	_	ns
S2	I2S_MCLK pulse width high/low	45%	55%	MCLK period
S3	I2S_TX_BCLK/I2S_RX_BCLK cycle time (output)	250	_	ns

Table 49. I2S/SAI master mode timing in VLPR, VLPW, and VLPS modes (full voltage range) (continued)

Num.	Characteristic	Min.	Max.	Unit
S4	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low	45%	55%	BCLK period
S5	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output valid	_	45	ns
S6	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output invalid	-1	_	ns
S7	I2S_TX_BCLK to I2S_TXD valid	_	45	ns
S8	I2S_TX_BCLK to I2S_TXD invalid	0	_	ns
S9	I2S_RXD/I2S_RX_FS input setup before I2S_RX_BCLK	45	_	ns
S10	I2S_RXD/I2S_RX_FS input hold after I2S_RX_BCLK	0	_	ns




Figure 30. I2S/SAI timing — master modes

Table 50. I2S/SAI slave mode timing in VLPR, VLPW, and VLPS modes (full voltage range)

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S11	I2S_TX_BCLK/I2S_RX_BCLK cycle time (input)	250	_	ns
S12	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input)	45%	55%	MCLK period
S13	I2S_TX_FS/I2S_RX_FS input setup before I2S_TX_BCLK/I2S_RX_BCLK	30	_	ns
S14	I2S_TX_FS/I2S_RX_FS input hold after I2S_TX_BCLK/I2S_RX_BCLK	7	_	ns
S15	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output valid	_	63	ns

Table 50. I2S/SAI slave mode timing in VLPR, VLPW, and VLPS modes (full voltage range) (continued)

Num.	Characteristic	Min.	Max.	Unit
S16	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output invalid	0	_	ns
S17	I2S_RXD setup before I2S_RX_BCLK	30	_	ns
S18	I2S_RXD hold after I2S_RX_BCLK	4	_	ns
S19	I2S_TX_FS input assertion to I2S_TXD output valid <sup>1</sup>	_	72	ns

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear




Figure 31. I2S/SAI timing — slave modes

## 4 Dimensions

### 4.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to nxp.com and perform a keyword search for the drawing's document number:

If you want the drawing for this package	Then use this document number
64-pin LQFP	98ASS23234W
64-pin MAPBGA	98ASA00420D
88-pin QFN	98ASA00935D

If you want the drawing for this package	Then use this document number
100-pin LQFP	98ASS23308W
121-pin XFBGA	98ASA00595D

#### 5 Pinout

### 5.1 K22F Signal Multiplexing and Pin Assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

**NOTE** 

The MK22FN512VFX12 (88QFN) does not support the FlexBus function.

64 MAP BGA	64 LQFP	88 QFN	100 LQFP	121 MAP BGA	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EZPORT
A1	1	1	1	E4	PTE0/ CLKOUT3 2K	ADC1_ SE4a	ADC1_ SE4a	PTE0/ CLKOUT3 2K	SPI1_ PCS1	UART1_ TX			I2C1_SDA	RTC_ CLKOUT	
B1	2	2	2	E3	PTE1/ LLWU_P0	ADC1_ SE5a	ADC1_ SE5a	PTE1/ LLWU_P0	SPI1_ SOUT	UART1_ RX			I2C1_SCL	SPI1_SIN	
-	_	3	3	E2	PTE2/ LLWU_P1	ADC1_ SE6a	ADC1_ SE6a	PTE2/ LLWU_P1	SPI1_SCK	UART1_ CTS_b					
-	_	4	4	F4	PTE3	ADC1_ SE7a	ADC1_ SE7a	PTE3	SPI1_SIN	UART1_ RTS_b				SPI1_ SOUT	
-	-	5	5	H7	PTE4/ LLWU_P2	DISABLED		PTE4/ LLWU_P2	SPI1_ PCS0	LPUART0 _TX					
-	-	6	6	G4	PTE5	DISABLED		PTE5	SPI1_ PCS2	LPUART0 _RX			FTM3_ CH0		
-	_	7	7	F3	PTE6	DISABLED		PTE6	SPI1_ PCS3	LPUARTO _CTS_b	I2SO_ MCLK		FTM3_ CH1	USB_ SOF_OUT	
C5	3	8	8	E6	VDD	VDD	VDD								
C4	4	9	9	G7	VSS	VSS	VSS								
_	_	9	_	L6	VSS	VSS	VSS								
E1	5	10	10	F1	USB0_DP	USB0_DP	USB0_DP								
D1	6	11	11	F2	USB0_DM	USB0_DM	USB0_DM								
E2	7	12	12	G1	VOUT33	VOUT33	VOUT33								
D2	8	13	13	G2	VREGIN	VREGIN	VREGIN								

64 MAP BGA	64 LQFP	88 QFN	100 LQFP	121 MAP BGA	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EZPORT
-	-	-	14	H1	ADC0_ DP1	ADC0_ DP1	ADC0_ DP1								
-	_	-	15	H2	ADC0_ DM1	ADC0_ DM1	ADC0_ DM1								
-	-	14	16	J1	ADC1_ DP1/ ADC0_ DP2	ADC1_ DP1/ ADC0_ DP2	ADC1_ DP1/ ADC0_ DP2								
-	-	15	17	J2	ADC1_ DM1/ ADC0_ DM2	ADC1_ DM1/ ADC0_ DM2	ADC1_ DM1/ ADC0_ DM2								
G1	9	16	18	K1	ADC0_ DP0/ ADC1_ DP3	ADC0_ DP0/ ADC1_ DP3	ADC0_ DP0/ ADC1_ DP3								
F1	10	17	19	K2	ADC0_ DM0/ ADC1_ DM3	ADC0_ DM0/ ADC1_ DM3	ADC0_ DM0/ ADC1_ DM3								
G2	11	-	20	L1	ADC1_ DP0/ ADC0_ DP3	ADC1_ DP0/ ADC0_ DP3	ADC1_ DP0/ ADC0_ DP3								
F2	12	-	21	L2	ADC1_ DM0/ ADC0_ DM3	ADC1_ DM0/ ADC0_ DM3	ADC1_ DM0/ ADC0_ DM3								
F4	13	18	22	F5	VDDA	VDDA	VDDA								
G4	14	19	23	G5	VREFH	VREFH	VREFH								
G3	15	20	24	G6	VREFL	VREFL	VREFL								
F3	16	21	25	F6	VSSA	VSSA	VSSA								
_	ı	_	1	J3	ADC1_ SE16/ ADC0_ SE22	ADC1_ SE16/ ADC0_ SE22	ADC1_ SE16/ ADC0_ SE22								
_	_	-	ı	H3	ADC0_ SE16/ CMP1_ IN2/ ADC0_ SE21	ADC0_ SE16/ CMP1_ IN2/ ADC0_ SE21	ADC0_ SE16/ CMP1_ IN2/ ADC0_ SE21								
H1	17	22	26	L3	VREF_ OUT/ CMP1_ IN5/ CMP0_ IN5/	VREF_ OUT/ CMP1_ IN5/ CMP0_ IN5/	VREF_ OUT/ CMP1_ IN5/ CMP0_ IN5/								

64 MAP	64 LQFP	88 QFN	100 LQFP	121 MAP	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EZPORT
BGA				BGA	1001	1004	1004								
					ADC1_ SE18	ADC1_ SE18	ADC1_ SE18								
H2	18	23	27	K5	DACO_ OUT/ CMP1_ IN3/ ADCO_ SE23	DACO_ OUT/ CMP1_ IN3/ ADCO_ SE23	DACO_ OUT/ CMP1_ IN3/ ADCO_ SE23								
-	1	_	_	K4	DAC1_ OUT/ CMP0_ IN4/ ADC1_ SE23	DAC1_ OUT/ CMP0_ IN4/ ADC1_ SE23	DAC1_ OUT/ CMP0_ IN4/ ADC1_ SE23								
-	_	-	_	L7	RTC_ WAKEUP_ B	RTC_ WAKEUP_ B	RTC_ WAKEUP_ B								
Н3	19	24	28	L4	XTAL32	XTAL32	XTAL32								
H4	20	25	29	L5	EXTAL32	EXTAL32	EXTAL32								
H5	21	26	30	K6	VBAT	VBAT	VBAT								
-	-	-	31	H5	PTE24	ADC0_ SE17	ADC0_ SE17	PTE24				I2C0_SCL	EWM_ OUT_b		
_	-	-	32	J5	PTE25	ADC0_ SE18	ADC0_ SE18	PTE25				I2C0_SDA	EWM_IN		
-	_	-	33	H6	PTE26/ CLKOUT3 2K	DISABLED		PTE26/ CLKOUT3 2K					RTC_ CLKOUT	USB_ CLKIN	
D3	22	27	34	J6	PTA0	JTAG_ TCLK/ SWD_ CLK/ EZP_CLK		PTA0	UARTO_ CTS_b	FTM0_ CH5				JTAG_ TCLK/ SWD_CLK	EZP_CLK
D4	23	28	35	Н8	PTA1	JTAG_ TDI/ EZP_DI		PTA1	UARTO_ RX	FTM0_ CH6				JTAG_TDI	EZP_DI
E5	24	29	36	J7	PTA2	JTAG_ TDO/ TRACE_ SWO/ EZP_DO		PTA2	UARTO_ TX	FTM0_ CH7				JTAG_ TDO/ TRACE_ SWO	EZP_DO
D5	25	30	37	H9	PTA3	JTAG_ TMS/ SWD_DIO		PTA3	UARTO_ RTS_b	FTM0_ CH0				JTAG_ TMS/ SWD_DIO	
G5	26	31	38	J8	PTA4/ LLWU_P3	NMI_b/ EZP_CS_ b		PTA4/ LLWU_P3		FTM0_ CH1				NMI_b	EZP_CS_ b
F5	27	32	39	K7	PTA5	DISABLED		PTA5	USB_ CLKIN	FTM0_ CH2			I2S0_TX_ BCLK	JTAG_ TRST_b	

64 MAP BGA	64 LQFP	88 QFN	100 LQFP	121 MAP BGA	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EZPORT
_	_	33	40	E5	VDD	VDD	VDD								
_	_	34	41	G3	VSS	VSS	VSS								
_	-	1	1	J9	PTA10	DISABLED		PTA10		FTM2_ CH0			FTM2_ QD_PHA		
_	-	1	ı	J4	PTA11	DISABLED		PTA11		FTM2_ CH1			FTM2_ QD_PHB		
H6	28	35	42	K8	PTA12	DISABLED		PTA12		FTM1_ CH0			12S0_ TXD0	FTM1_ QD_PHA	
G6	29	36	43	L8	PTA13/ LLWU_P4	DISABLED		PTA13/ LLWU_P4		FTM1_ CH1			I2S0_TX_ FS	FTM1_ QD_PHB	
_	-	37	44	K9	PTA14	DISABLED		PTA14	SPIO_ PCS0	UARTO_ TX			I2S0_RX_ BCLK		
_	-	38	45	L9	PTA15	DISABLED		PTA15	SPI0_SCK	UARTO_ RX			12S0_ RXD0		
-	-	39	46	J10	PTA16	DISABLED		PTA16	SPI0_ SOUT	UARTO_ CTS_b			I2S0_RX_ FS		
-	-	40	47	H10	PTA17	ADC1_ SE17	ADC1_ SE17	PTA17	SPI0_SIN	UARTO_ RTS_b			I2SO_ MCLK		
G7	30	41	48	L10	VDD	VDD	VDD								
H7	31	42	49	K10	VSS	VSS	VSS								
Н8	32	43	50	L11	PTA18	EXTAL0	EXTAL0	PTA18		FTM0_ FLT2	FTM_ CLKIN0				
G8	33	44	51	K11	PTA19	XTAL0	XTAL0	PTA19		FTM1_ FLT0	FTM_ CLKIN1		LPTMR0_ ALT1		
F8	34	45	52	J11	RESET_b	RESET_b	RESET_b								
_	_	_	-	H11	PTA29	DISABLED		PTA29					FB_A24		
F7	35	46	53	G11	PTB0/ LLWU_P5	ADC0_ SE8/ ADC1_ SE8	ADC0_ SE8/ ADC1_ SE8	PTB0/ LLWU_P5	I2C0_SCL	FTM1_ CH0			FTM1_ QD_PHA		
F6	36	47	54	G10	PTB1	ADC0_ SE9/ ADC1_ SE9	ADC0_ SE9/ ADC1_ SE9	PTB1	I2C0_SDA	FTM1_ CH1			FTM1_ QD_PHB		
E7	37	48	55	G9	PTB2	ADC0_ SE12	ADC0_ SE12	PTB2	I2C0_SCL	UARTO_ RTS_b			FTM0_ FLT3		
E8	38	49	56	G8	PTB3	ADC0_ SE13	ADC0_ SE13	PTB3	I2C0_SDA	UARTO_ CTS_b			FTM0_ FLT0		
_	-	50	-	F11	PTB6	ADC1_ SE12	ADC1_ SE12	PTB6				FB_AD23			
_	_	51	-	E11	PTB7	ADC1_ SE13	ADC1_ SE13	PTB7				FB_AD22			
-	_	52	1	D11	PTB8	DISABLED		PTB8		LPUART0 _RTS_b		FB_AD21			

64 MAP BGA	64 LQFP	88 QFN	100 LQFP	121 MAP BGA	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EZPORT
-	-	53	57	E10	PTB9	DISABLED		PTB9	SPI1_ PCS1	LPUART0 _CTS_b		FB_AD20			
_	-	54	58	D10	PTB10	ADC1_ SE14	ADC1_ SE14	PTB10	SPI1_ PCS0	LPUART0 _RX		FB_AD19	FTM0_ FLT1		
_	-	55	59	C10	PTB11	ADC1_ SE15	ADC1_ SE15	PTB11	SPI1_SCK	LPUART0 _TX		FB_AD18	FTM0_ FLT2		
_	_	_	60	-	VSS	VSS	VSS								
_	-	_	61	-	VDD	VDD	VDD								
E6	39	56	62	B10	PTB16	DISABLED		PTB16	SPI1_ SOUT	UARTO_ RX	FTM_ CLKIN0	FB_AD17	EWM_IN		
D7	40	57	63	E9	PTB17	DISABLED		PTB17	SPI1_SIN	UARTO_ TX	FTM_ CLKIN1	FB_AD16	EWM_ OUT_b		
D6	41	58	64	D9	PTB18	DISABLED		PTB18		FTM2_ CH0	I2S0_TX_ BCLK	FB_AD15	FTM2_ QD_PHA		
C7	42	59	65	C9	PTB19	DISABLED		PTB19		FTM2_ CH1	12S0_TX_ FS	FB_OE_b	FTM2_ QD_PHB		
_	_	_	66	F10	PTB20	DISABLED		PTB20				FB_AD31	CMP0_ OUT		
_	_	_	67	F9	PTB21	DISABLED		PTB21				FB_AD30	CMP1_ OUT		
_	_	_	68	F8	PTB22	DISABLED		PTB22				FB_AD29			
_	_	_	69	E8	PTB23	DISABLED		PTB23		SPI0_ PCS5		FB_AD28			
D8	43	60	70	B9	PTC0	ADC0_ SE14	ADC0_ SE14	PTC0	SPI0_ PCS4	PDB0_ EXTRG	USB_ SOF_OUT	FB_AD14			
C6	44	61	71	D8	PTC1/ LLWU_P6	ADC0_ SE15	ADC0_ SE15	PTC1/ LLWU_P6	SPI0_ PCS3	UART1_ RTS_b	FTM0_ CH0	FB_AD13	I2SO_ TXD0	LPUARTO _RTS_b	
B7	45	62	72	C8	PTC2	ADC0_ SE4b/ CMP1_IN0	ADC0_ SE4b/ CMP1_IN0	PTC2	SPI0_ PCS2	UART1_ CTS_b	FTM0_ CH1	FB_AD12	12S0_TX_   FS	LPUART0 _CTS_b	
C8	46	63	73	B8	PTC3/ LLWU_P7	CMP1_IN1	CMP1_IN1	PTC3/ LLWU_P7	SPI0_ PCS1	UART1_ RX	FTM0_ CH2	CLKOUT	I2S0_TX_ BCLK	LPUARTO _RX	
E3	47	64	74	-	VSS	VSS	VSS								
E4	48	65	75	ı	VDD	VDD	VDD								
B8	49	66	76	A8	PTC4/ LLWU_P8	DISABLED		PTC4/ LLWU_P8	SPIO_ PCS0	UART1_ TX	FTM0_ CH3	FB_AD11	CMP1_ OUT	LPUART0 _TX	
A8	50	67	77	D7	PTC5/ LLWU_P9	DISABLED		PTC5/ LLWU_P9	SPI0_SCK	LPTMR0_ ALT2	12S0_ RXD0	FB_AD10	CMP0_ OUT	FTM0_ CH2	
A7	51	68	78	C7	PTC6/ LLWU_ P10	CMP0_IN0	CMP0_IN0	PTC6/ LLWU_ P10	SPI0_ SOUT	PDB0_ EXTRG	I2S0_RX_ BCLK	FB_AD9	I2SO_ MCLK		
В6	52	69	79	B7	PTC7	CMP0_IN1	CMP0_IN1	PTC7	SPI0_SIN	USB_ SOF_OUT	I2S0_RX_ FS	FB_AD8			

#### **Pinout**

64 MAP BGA	64 LQFP	88 QFN	100 LQFP	121 MAP BGA	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EZPORT
A6	53	70	80	A7	PTC8	ADC1_ SE4b/ CMP0_IN2	ADC1_ SE4b/ CMP0_IN2	PTC8		FTM3_ CH4	I2SO_ MCLK	FB_AD7			
B5	54	-	81	D6	PTC9	ADC1_ SE5b/ CMP0_IN3	ADC1_ SE5b/ CMP0_IN3	PTC9		FTM3_ CH5	I2S0_RX_ BCLK	FB_AD6	FTM2_ FLT0		
B4	55	-	82	C6	PTC10	ADC1_ SE6b	ADC1_ SE6b	PTC10	I2C1_SCL	FTM3_ CH6	12S0_RX_ FS	FB_AD5			
A5	56	-	83	C5	PTC11/ LLWU_ P11	ADC1_ SE7b	ADC1_ SE7b	PTC11/ LLWU_ P11	I2C1_SDA	FTM3_ CH7		FB_RW_b			
-	-	71	84	B6	PTC12	DISABLED		PTC12				FB_AD27	FTM3_ FLT0		
_	_	72	85	A6	PTC13	DISABLED		PTC13				FB_AD26			
_	_	73	86	A5	PTC14	DISABLED		PTC14				FB_AD25			
_	_	74	87	B5	PTC15	DISABLED		PTC15				FB_AD24			
_	_	_	88	_	VSS	VSS	VSS								
_	_	_	89	_	VDD	VDD	VDD								
_	_	75	90	D5	PTC16	DISABLED		PTC16		LPUARTO _RX		FB_CS5_ b/ FB_TSIZ1/ FB_BE23_ 16_ BLS15_8_ b			
_	_	76	91	C4	PTC17	DISABLED		PTC17		LPUARTO _TX		FB_CS4_b/ FB_TSIZ0/ FB_BE31_ 24_BLS7_ 0_b			
_	_	77	92	B4	PTC18	DISABLED		PTC18		LPUARTO _RTS_b		FB_TBST_ b/ FB_CS2_ b/ FB_BE15_ 8_BLS23_ 16_b			
_	_	78	1	A4	PTC19	DISABLED		PTC19		LPUARTO _CTS_b		FB_CS3_ b/ FB_BE7_ 0_BLS31_ 24_b	FB_TA_b		
C3	57	79	93	D4	PTD0/ LLWU_ P12	DISABLED		PTD0/ LLWU_ P12	SPIO_ PCS0	UART2_ RTS_b	FTM3_ CH0	FB_ALE/ FB_CS1_ b/ FB_TS_b	LPUARTO _RTS_b		

64 MAP BGA	64 LQFP	88 QFN	100 LQFP	121 MAP BGA	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EZPORT
A4	58	80	94	D3	PTD1	ADC0_ SE5b	ADC0_ SE5b	PTD1	SPI0_SCK	UART2_ CTS_b	FTM3_ CH1	FB_CS0_b	LPUART0 _CTS_b		
C2	59	81	95	C3	PTD2/ LLWU_ P13	DISABLED		PTD2/ LLWU_ P13	SPI0_ SOUT	UART2_ RX	FTM3_ CH2	FB_AD4	LPUARTO _RX	I2C0_SCL	
В3	60	82	96	В3	PTD3	DISABLED		PTD3	SPI0_SIN	UART2_ TX	FTM3_ CH3	FB_AD3	LPUART0 _TX	I2C0_SDA	
A3	61	83	97	A3	PTD4/ LLWU_ P14	DISABLED		PTD4/ LLWU_ P14	SPIO_ PCS1	UARTO_ RTS_b	FTM0_ CH4	FB_AD2	EWM_IN	SPI1_ PCS0	
C1	62	84	98	A2	PTD5	ADC0_ SE6b	ADC0_ SE6b	PTD5	SPIO_ PCS2	UARTO_ CTS_b	FTM0_ CH5	FB_AD1	EWM_ OUT_b	SPI1_SCK	
_	_	85	_	F7	VSS	VSS	VSS								
_	_	86	-	E7	VDD	VDD	VDD								
B2	63	87	99	B2	PTD6/ LLWU_ P15	ADC0_ SE7b	ADC0_ SE7b	PTD6/ LLWU_ P15	SPIO_ PCS3	UARTO_ RX	FTM0_ CH6	FB_AD0	FTM0_ FLT0	SPI1_ SOUT	
A2	64	88	100	A1	PTD7	DISABLED		PTD7		UARTO_ TX	FTM0_ CH7		FTM0_ FLT1	SPI1_SIN	
_	_	_	ı	A10	PTD8	DISABLED		PTD8	I2C0_SCL			LPUART0 _RX	FB_A16		
_	_	-	-	A9	PTD9	DISABLED		PTD9	I2C0_SDA			LPUART0 _TX	FB_A17		
_	-	_	ı	B1	PTD10	DISABLED		PTD10				LPUARTO _RTS_b	FB_A18		
_	_	-	-	C2	PTD11	DISABLED		PTD11				LPUARTO _CTS_b	FB_A19		
_	_	-	-	C1	PTD12	DISABLED		PTD12		FTM3_ FLT0			FB_A20		
_	_	-	_	D2	PTD13	DISABLED		PTD13					FB_A21		
_	-	-	-	D1	PTD14	DISABLED		PTD14					FB_A22		
_	-	_	_	E1	PTD15	DISABLED		PTD15					FB_A23		
_	-	-	_	A11	NC	NC	NC								
_	-	-	_	K3	NC	NC	NC								
_	-	_	_	H4	NC	NC	NC								
_	-	-	_	B11	NC	NC	NC								
_	_	_	_	C11	NC	NC	NC								

# 5.2 Recommended connection for unused analog and digital pins

The following table shows the recommended connections for analog interface pins if those analog interfaces are not used in the customer's application.

Table 51. Recommended connection for unused analog interfaces

Pin Type		Short recommendation	Detailed recommendation
Analog/non GPIO	PGAx/ADCx	Float	Analog input - Float
Analog/non GPIO	ADCx/CMPx	Float	Analog input - Float
Analog/non GPIO	VREF_OUT	Float	Analog output - Float
Analog/non GPIO	DACx_OUT	Float	Analog output - Float
Analog/non GPIO	RTC_WAKEUP_B	Float	Analog output - Float
Analog/non GPIO	XTAL32	Float	Analog output - Float
Analog/non GPIO	EXTAL32	Float	Analog input - Float
GPIO/Analog	PTA18/EXTAL0	Float	Analog input - Float
GPIO/Analog	PTA19/XTAL0	Float	Analog output - Float
GPIO/Analog	PTx/ADCx	Float	Float (default is analog input)
GPIO/Analog	PTx/CMPx	Float	Float (default is analog input)
GPIO/Digital	PTA0/JTAG_TCLK	Float	Float (default is JTAG with pulldown)
GPIO/Digital	PTA1/JTAG_TDI	Float	Float (default is JTAG with pullup)
GPIO/Digital	PTA2/JTAG_TDO	Float	Float (default is JTAG with pullup)
GPIO/Digital	PTA3/JTAG_TMS	Float	Float (default is JTAG with pullup)
GPIO/Digital	PTA4/NMI_b	10k $\Omega$ pullup or disable and float	Pull high or disable in PCR & FOPT and float
GPIO/Digital	PTx	Float	Float (default is disabled)
USB	USB0_DP	Float	Float
USB	USB0_DM	Float	Float
USB	VOUT33	Tie to input and ground through 10kΩ	Tie to input and ground through 10kΩ
USB	VREGIN	Tie to output and ground through 10kΩ	Tie to output and ground through 10kΩ
VBAT	VBAT	Float	Float
VDDA	VDDA	Always connect to VDD potential	Always connect to VDD potential
VREFH	VREFH	Always connect to VDD potential	Always connect to VDD potential
VREFL	VREFL	Always connect to VSS potential	Always connect to VSS potential
VSSA	VSSA	Always connect to VSS potential	Always connect to VSS potential

#### 5.3 K22 Pinouts

The following figure shows the pinout diagram for the devices supported by this document. Many signals may be multiplexed onto a single pin. To determine what signals can be used on which pin, see the previous section.




Figure 32. K22F 64 LQFP pinout diagram (top view)

	1	2	3	4	5	6	7	8	_
Α	PTE0/ CLKOUT32K	PTD7	PTD4/ LLWU_P14	PTD1	PTC11/ LLWU_P11	PTC8	PTC6/ LLWU_P10	PTC5/ LLWU_P9	А
В	PTE1/ LLWU_P0	PTD6/ LLWU_P15	PTD3	PTC10	PTC9	PTC7	PTC2	PTC4/ LLWU_P8	В
С	PTD5	PTD2/ LLWU_P13	PTD0/ LLWU_P12	VSS	VDD	PTC1/ LLWU_P6	PTB19	PTC3/ LLWU_P7	С
D	USB0_DM	VREGIN	PTA0	PTA1	PTA3	PTB18	PTB17	PTC0	D
E	USB0_DP	VOUT33	VSS	VDD	PTA2	PTB16	PTB2	PTB3	E
F	ADC0_DM0/ ADC1_DM3	ADC1_DM0/ ADC0_DM3		VDDA	PTA5	PTB1	PTB0/ LLWU_P5	RESET_b	F
G		ADC1_DP0/ ADC0_DP3	VREFL	VREFH	PTA4/ LLWU_P3	PTA13/ LLWU_P4	VDD	PTA19	G
Н	VREF_OUT/ CMP1_IN5/ CMP0_IN5/ ADC1_SE18	DAC0_OUT/ CMP1_IN3/ ADC0_SE23		EXTAL32	VBAT	PTA12	VSS	PTA18	н
	1	2	3	4	5	6	7	8	

Figure 33. K22F 64 MAPBGA pinout diagram (transparent top view)




Figure 34. K22F 88 QFN pinout diagram (transparent top view)

#### NOTE

For more information about QFN package use, see Electrical Connection Recommendations for the Exposed Pad on QFN and DFN Packages .




Figure 35. K22F 100 LQFP pinout diagram (top view)

	1	2	3	4	5	6	7	8	9	10	11	
Α	PTD7	PTD5	PTD4/ LLWU_P14	PTC19	PTC14	PTC13	PTC8	PTC4/ LLWU_P8	PTD9	PTD8	NC	А
В	PTD10	PTD6/ LLWU_P15	PTD3	PTC18	PTC15	PTC12	PTC7	PTC3/ LLWU_P7	PTC0	PTB16	NC	В
С	PTD12	PTD11	PTD2/ LLWU_P13	PTC17	PTC11/ LLWU_P11	PTC10	PTC6/ LLWU_P10	PTC2	PTB19	PTB11	NC	С
D	PTD14	PTD13	PTD1	PTD0/ LLWU_P12	PTC16	PTC9	PTC5/ LLWU_P9	PTC1/ LLWU_P6	PTB18	PTB10	PTB8	D
E	PTD15	PTE2/ LLWU_P1	PTE1/ LLWU_P0	PTE0/ CLKOUT32K	VDD	VDD	VDD	PTB23	PTB17	PTB9	PTB7	Е
F	USB0_DP	USB0_DM	PTE6	PTE3	VDDA	VSSA	VSS	PTB22	PTB21	PTB20	PTB6	F
G	VOUT33	VREGIN	VSS	PTE5	VREFH	VREFL	VSS	PTB3	PTB2	PTB1	PTB0/ LLWU_P5	G
Н	ADC0_DP1	ADC0_DM1	ADC0_SE16, CMP1_IN2/ ADC0_SE21	NC	PTE24	PTE26/ CLKOUT32K	PTE4/ LLWU_P2	PTA1	PTA3	PTA17	PTA29	н
J			ADC1_SE16, ADC0_SE22		PTE25	PTA0	PTA2	PTA4/ LLWU_P3	PTA10	PTA16	RESET_b	J
К		ADC0_DM0/ ADC1_DM3	INC		DAC0_OUT/ CMP1_IN3/ ADC0_SE23	VBAT	PTA5	PTA12	PTA14	VSS	PTA19	К
L	ADC1_DP0/ ADC0_DP3	ADC1_DM0/ ADC0_DM3	VREF_OUT/ CMP1_IN5/ CMP0_IN5/ ADC1_SE18	XTAL32	EXTAL32	VSS	RTC_ WAKEUP_B	PTA13/ LLWU_P4	PTA15	VDD	PTA18	L
	1	2	3	4	5	6	7	8	9	10	11	ı

Figure 36. K22F 121 XFBGA pinout diagram (transparent top view)

# 6 Part identification

# 6.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

#### 6.2 Format

Part numbers for this device have the following format:

Q K## A M FFF R T PP CC N

#### 6.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values
Q	Qualification status	<ul> <li>M = Fully qualified, general market flow, full reel</li> <li>P = Prequalification</li> <li>K = Fully qualified, general market flow, 100 piece reel</li> </ul>
K##	Kinetis family	• K22
A	Key attribute	<ul> <li>D = Cortex-M4 w/ DSP</li> <li>F = Cortex-M4 w/ DSP and FPU</li> </ul>
М	Flash memory type	<ul><li>N = Program flash only</li><li>X = Program flash and FlexMemory</li></ul>
FFF	Program flash memory size	<ul> <li>128 = 128 KB</li> <li>256 = 256 KB</li> <li>512 = 512 KB</li> </ul>
R	Silicon revision	<ul> <li>Z = Initial</li> <li>(Blank) = Main</li> <li>A = Revision after main</li> </ul>
Т	Temperature range (°C)	<ul> <li>V = -40 to 105</li> <li>C = -40 to 85</li> </ul>
PP	Package identifier	<ul> <li>LH = 64 LQFP (10 mm x 10 mm)</li> <li>MP = 64 MAPBGA (5 mm x 5 mm)</li> <li>FX = 88 QFN (10mm x 10mm)</li> <li>LL = 100 LQFP (14 mm x 14 mm)</li> <li>MC = 121 XFBGA (8 mm x 8 mm)</li> <li>DC = 121 XFBGA (8 mm x 8 mm x 0.5 mm)</li> </ul>
СС	Maximum CPU frequency (MHz)	<ul> <li>5 = 50 MHz</li> <li>7 = 72 MHz</li> <li>10 = 100 MHz</li> <li>12 = 120 MHz</li> <li>15 = 150 MHz</li> </ul>
N	Packaging type	R = Tape and reel

#### 6.4 Example

This is an example part number:

MK22FN512VDC12

#### 6.5 121-pin XFBGA part marking

The 121-pin XFBGA package parts follow the part-marking scheme in the following table.

Table 52. 121-pin XFBGA part marking

MK Partnumber	MK Part Marking
MK22FN512VDC12	M22J9VDC

### 6.6 64-pin MAPBGA part marking

The 64-pin MAPBGA package parts follow the part-marking scheme in the following table.

Table 53. 64-pin MAPBGA part marking

MK Partnumber	MK Part Marking
MK22FN512VMP12	M22J9V

# 7 Terminology and guidelines

#### 7.1 Definitions

Key terms are defined in the following table:

Term	Definition
	A minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:
	<ul> <li>Operating ratings apply during operation of the chip.</li> <li>Handling ratings apply when the chip is not powered.</li> </ul>

#### Terminology and guidelines

Term	Definition		
	<b>NOTE:</b> The likelihood of permanent chip failure increases rapidly as soon as a characteristic begins to exceed one of its operating ratings.		
Operating requirement	A specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip		
Operating behavior	A specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions		
Typical value	A specified value for a technical characteristic that:		
	<ul> <li>Lies within the range of values specified by the operating behavior</li> <li>Is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions</li> </ul>		
	NOTE: Typical values are provided as design guidelines and are neither tested nor guaranteed.		

# 7.2 Examples

#### Operating rating:

Symbol	Description	Min.	Max.	Unit
V <sub>DD</sub>	1.0 V core supply voltage	-0.3	1.2	V

#### Operating requirement:

Symbol	Description	Min.	Max.	Unit
V <sub>DD</sub>	1.0 V core supply voltage	0.9	1.1	V

#### Operating behavior that includes a typical value:


Symbol	Description	Min.	Тур.	Max.	Unit
I <sub>WP</sub>	Digital I/O weak pullup/pulldown current	10 tank	70	130	μΑ

# 7.3 Typical-value conditions

Typical values assume you meet the following conditions (or other conditions as specified):

Symbol	Description	Value	Unit
T <sub>A</sub>	Ambient temperature	25	°C
$V_{DD}$	Supply voltage	3.3	V

# 7.4 Relationship between ratings and operating requirements



### 7.5 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip's ratings.
- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

## 8 Revision History

The following table provides a revision history for this document.

Table 54. Revision History

Rev. No.	Date	Substantial Changes
7.1	08/2016	<ul> <li>Removed the footnote "Information related to the 88 QFN package is preliminary" in front matter</li> <li>Added Engineering Bulletin in Related Resource table</li> <li>Updated the Front Matter by adding footnotes</li> <li>Added Terminology and Guidelines section</li> <li>Added Device Revision Number Table</li> <li>Updated Chip Errata naming convention in Related Resource table</li> </ul>
7	11/2015	Added information related 88 QFN package
6	10/2015	<ul> <li>In "Power consumption operating behaviors" section, added "Low power mode peripheral adders—typical value" table</li> <li>In "Thermal operating requirements" table, in footnote, corrected "T<sub>J</sub> = T<sub>A</sub> + Θ<sub>JA</sub>" to "T<sub>J</sub> = T<sub>A</sub> + R<sub>ΘJA</sub>"</li> <li>Updated "IRC48M specifications" table</li> <li>Updated "NVM program/erase timing specifications" table; removed row for t<sub>hversall</sub> and added row for t<sub>hversblk256k</sub></li> <li>Updated "Flash command timing specifications" table; added rows for t<sub>rd1blk256k</sub> and t<sub>ersblk256k</sub></li> <li>In "Slave mode DSPI timing (limited voltage range)" table, added footnote regarding maximum frequency of operation</li> <li>Added new section, "Recommended connections for unused analog and digital pins"</li> </ul>
5	4/2015	<ul> <li>On page 1: <ul> <li>Added the certified USB-IF Logo</li> <li>In first bullet of introduction, updated power consumption data to align with the data in the "Power consumption operating behaviors" table</li> <li>In second bullet of introduction, added "USB FS device crystal-less functionality"</li> <li>Under "Security and integrity modules" added "Hardware random-number generator"</li> <li>Under "Communication interfaces," updated I²C bullet to indicate support for up to 1 Mbps operation</li> <li>Under "Operating characteristics," specified that voltage range includes flash writes</li> </ul> </li> <li>In figure, "Functional block diagram," added "Random-number generator."</li> <li>In "Voltage and current operating requirements" table: <ul> <li>Removed content related to positive injection</li> <li>Updated footnote 1 to say that all analog and I/O pins are internally clamped to V<sub>SS</sub> only (not V<sub>SS</sub> and V<sub>DD</sub>)through ESD protection diodes.</li> </ul> </li> <li>In "Power consumption operating behaviors" table: <ul> <li>Added additional temperature data in power consumption table</li> <li>Added Max IDD values based on characterization results equivalent to mean + 3 sigma</li> </ul> </li> <li>Updated "EMC radiated emissions operating behaviors" table</li> <li>In "Thermal operating requirements" table, added the following footnote for ambient temperature: "Maximum T<sub>A</sub> can be exceeded only if the user ensures that T<sub>J</sub> does not exceed maximum T<sub>J</sub>. The simplest method to determine T<sub>J</sub> is: T<sub>J</sub> = T<sub>A</sub> + Θ<sub>JA</sub> x chip power dissipation"</li> <li>Updated "IRC48M Specifications": <ul> <li>Updated "IRC48M Specifications":</li> <li>Updated maximum values for Δ<sub>firc48m_ol_lv</sub> (-40°C to 85°C)</li> <li>Updated notes in "USB electrical specifications" section</li> <li>In "!²C timing" table,</li> </ul> </li> </ul>

Table 54. Revision History (continued)

Rev. No.	Date	Substantial Changes
		<ul> <li>Added the following footnote on maximum Fast mode value for SCL Clock Frequency: "The maximum SCL Clock Frequency in Fast mode with maximum bus loading can only be achieved when using the High drive pins across the full voltage range and when using the Normal drive pins and VDD ≥ 2.7 V."</li> <li>Updated minimum Fast mode value for LOW period of the SCL clock to 1.25 μ</li> <li>Added "I²C 1 Mbps timing" table</li> <li>Removed Section 6, "Ordering parts."</li> <li>Specified that the figure, "K22F 64 LQFP Pinout Diagram" is a top view</li> <li>Specified that the figure, "K22F 64 MAPBGA Pinout Diagram" is a transparent top view</li> <li>Specified that the figure, "K22F 100 LQFP Pinout Diagram" is a top view</li> <li>Corrected part marking shown in "64-pin MAPBGA part marking" table</li> </ul>
4	7/2014	In "Power consumption operating behaviors table":  Updated existing typical power measurements  Added new typical power measurements for the following:  IDD_HSRUN (High Speed Run mode current executing CoreMark code)  IDD_RUNCO (Run mode current in Compute operation, executing CoreMark code)  IDD_RUN (Run mode current in Compute operation, executing while(1) loop)  IDD_VLPR (Very Low Power mode current executing CoreMark code)  IDD_VLPR (Very Low Power Run mode current in Compute operation, executing while(1) loop)  In "Thermal attributes" table, added values for 64 MAPBGA package
3	5/2014	<ul> <li>In "Voltage and current operating ratings" table, updated maximum digital supply current</li> <li>Updated "Voltage and current operating behaviors" table</li> <li>Updated "Power mode transition operating behaviors" table</li> <li>Updated "Power consumption operating behaviors" table</li> <li>Updated "EMC radiated emissions operating behaviors for 64 LQFP package" table</li> <li>Updated "Thermal attributes" table</li> <li>Updated "MCG specifications" table</li> <li>Updated "IRC48M specifications" table</li> <li>Updated "16-bit ADC operating conditions" table</li> <li>Updated "Voltage reference electrical specifications" section</li> <li>Added "64-pin MAPBGA part marking" table</li> </ul>
2	3/2014	Initial public release

How to Reach Us:

Home Page:

nxp.com

Web Support:

nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address:<a href="mailto:nxp.com/SalesTermsandConditions">nxp.com/SalesTermsandConditions</a>.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, Freescale, the Freescale logo, and Kinetis are trademarks of NXP B.V. All other product or service names are the property of their respective owners. ARM, the ARM Powered logo, and Cortex are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. The USB-IF Logo is a registered trademark of USB Implementers Forum, Inc. All rights reserved.

© 2014-2016 NXP B.V.

Document Number K22P121M120SF7 Revision 7.1, 08/2016



