

Description


The Renesas XL devices (XO and VCXO options) are ultra-precision crystal oscillators with 750 to 890fs typical phase jitter over 12kHz to 20MHz bandwidth. Available in a wide frequency range from 0.750MHz to 1350MHz, the XL series crystal oscillators utilize a family of proprietary ASICs, with a key focus on noise reduction technologies.

The 3rd order Delta Sigma Modulator reduces noise to the levels that are comparable to traditional Bulk Quartz and SAW oscillators. With short lead-time, low cost, low noise, wide frequency range, excellent ambient performance, the XL devices are an excellent choice over the conventional technologies. The XL (XO option) devices have stabilities as tight as ±20ppm and the XL (VCXO option) devices have ±50ppm APR. Either option provides extremely quick delivery for both standard and custom frequencies.

Pin Assignments


(XO Option)

NOTE: To minimize power supply line noise, a $0.01\mu F$ bypass capacitor should be placed between V_{DD} (Pin 6) and GND (Pin 3).



(VCXO Option)

NOTE: To minimize power supply line noise, a $0.01\mu F$ bypass capacitor should be placed between V_{DD} (Pin 6) and GND (Pin 3).



Features

- Output types: LVDS, LVPECL, LVCMOS
- Phase jitter (12kHz to 20MHz): 750fs to 890fs typical
- Supply voltage: 2.5V or 3.3V
- Package options:
 - 3.2 × 2.5 × 1.0 mm (not available for VCXO)
 - 5.0 × 3.2 × 1.2 mm
 - 7.0 × 5.0 × 1.3 mm
- Operating temperature: -20°C to +70°C
 - Frequency stability options: ±20, ±25, ±50, or ±100 ppm (XO only)
 - ±50ppm APR (VCXO only)
- Operating temperature: -40°C to +85°C
 - Frequency stability options: ±25, ±50, or ±100 ppm (XO only)
 - ±50ppm APR (VCXO only)
- Operating temperature: -40°C to +105°C (XO only)
 - Frequency stability options: ±50 or ±100 ppm
- kV of 85ppm/volt typical from 0.5VDC to VDD (VCXO only)
 - Better than ±10% linearity for Vc range



Pin Descriptions

Table 1. XO Pin Description

Number	Name	Description
1	E/D NC	Enable/Disable ^{[a][b]} No connect
2	NC E/D	No connect Enable/Disable [a][b]
3	GND	Connect to ground
4	OUT	Output
5	OUT2	Complementary output ^[c]
6	V _{DD}	Supply voltage

[[]a] Pulled high internally.

See Ordering Information (XO) for more details.

Table 2. VCXO Pin Description

Number	Name	Description
1	Vc	Voltage control
2	E/D	Enable/Disable ^{[a][b]}
3	GND	Connect to ground
4	OUT	Output
5	OUT2	Complementary output (NC LVCMOS)
6	V_{DD}	Supply voltage

[[]a] Pulled high internally.

See Ordering Information (VCXO) for more details.

[[]b] Low = output disabled.

[[]c] Do not connect for LVCMOS. For XLVCMOS, both OUT and OUT2 are ON and in opposite phase.

[[]b] Low = output disabled.



Contents

Description
Pin Assignments
(XO Option)
(VCXO Option)
Features
Pin Descriptions
Absolute Maximum Ratings
ESD Compliance
Mechanical Testing
Solder Reflow Profile
DC Electrical Characteristics
AC Electrical Characteristics
Output Waveforms – LVDS
Output Waveforms – LVPECL
Output Waveforms – LVCMOS
Package Outline Drawings
Marking Diagrams
Ordering Information (XO)
Ordering Information (VCXO)
Revision History



Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the device. These ratings, which are standard values for Renesas commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Table 3. Absolute Maximum Ratings

Item	Rating							
V _{DD}	-0.5 to +5.0V							
E/D	-0.5V to V _{DD} + 0.5V	.5V to V _{DD} + 0.5V						
OUT	-0.5V to V _{DD} + 0.5V	0.5V to V _{DD} + 0.5V						
Storage Temperature	-55°C to 125°C							
Maximum Junction Temperature	125°C							
Core Current	65mA maximum							
Theta J _A	JU6	75.9 °C/W	JS6	89.6 °C/W	JX6	94.7 °C/W		
Theta J _B	7.0 × 5.0 × 1.3 mm	48.6°C/W	5.0 × 3.2 × 1.2 mm	54.3 °C/W	3.2 × 2.5 × 1.0 mm	66.8 °C/W		

ESD Compliance

Table 4. ESD Compliance


Human Body Model (HBM	1000V
Machine Model (MM)	150V

Mechanical Testing

Table 5. Mechanical Testing

Parameter	Test Method
Mechanical Shock	Drop from 75cm to hardwood surface–3 times.
Mechanical Vibration	10–55Hz, 1.5mm amplitude, 1 minute sweep; 2 hours each in 3 directions (X, Y, Z).
High Temperature Burn-in	Under power at 125°C for 2000 hours.
Hermetic Seal	He pressure: 4 ±1kgf/cm ² 2 hour soak.

Solder Reflow Profile





DC Electrical Characteristics

Table 6. 3.3V IDD DC Electrical Characteristics

 V_{DD} = 3.3V ±5%, T_A = -20°C to +70°C; -40°C to +85°C, -40°C to +105°C.

Symbol	Parameter	Output Type	Conditions	Minimum	Typical	Maximum	Units
			0.75MHz to 40MHz.	_	32	37	
		LVDS	40+MHz to 220MHz.	_	40	47	
		LVDS	220+MHz to 630MHz.	_	49	57	
			630+MHz to 1350MHz.	_	72	100	mA
	Power Supply Current	LVPECL ^[a]	0.75MHz to 40MHz.	_	26	31	
			40+MHz to 220MHz.	_	38	45	
I _{DD}			220+MHz to 630MHz.	_	56	64	
			630+MHz to 1350MHz.	_	96	120	
		LVCMOS	0.75MHz to 20MHz.	_	27	32	
			20+MHz to 50MHz.	_	32	35	
			50+MHz to 130MHz.	_	43	47	
			130+MHz to 200MHz.	_	48	55	
			200+MHz to 250MHz.	_	48	60	

[[]a] Without termination resistors.

Table 7. 2.5V IDD DC Electrical Characteristics

 V_{DD} = 2.5V ±5%, T_A = -20°C to +70°C; -40°C to +85°C, -40°C to +105°C.

Symbol	Parameter	Output Type	Conditions	Minimum	Typical	Maximum	Units
			0.75MHz to 20MHz.	_	24	26	
		LVDC	20+MHz to 220MHz.	_	29	34	
		LVDS	220+MHz to 630MHz.	_	36	44	
			630+MHz to 1000MHz.	_	46	65	
			0.75MHz to 20MHz.	_	20	33	
	Power Supply Current	LVPECL ^[a]	20+MHz to 220MHz.	_	28	41	- mA
			220+MHz to 630MHz.	_	41	63	
l _{DD}			630+MHz to 1000MHz.	_	56	72	
		LVCMOS	0.75MHz to 20MHz.	_	17	22	
			20+MHz to 50MHz.	_	23	25	
			50+MHz to 100MHz.	_	28	29	
			100+MHz to 130MHz.	_	30	32	
			130+MHz to 160MHz.	_	32	35	
			160+MHz to 180MHz.	_	33	37	

[[]a] Without termination resistors.



Table 8. LVDS DC Electrical Characteristics

 V_{DD} = 3.3V, 2.5V ±5%, T_A = -20°C to +70°C; -40°C to +85°C, -40°C to +105°C. Below are guaranteed for listed standard frequencies.

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
	Differential Output Voltage	V _{DD} = 3.3V ±5%.	_	_	0.6	
V _{OD}	Dinerential Output Voltage	V _{DD} = 2.5V ±5%.	_	_	0.4	
V	Output Offset Voltage	V _{DD} = 3.3V ±5%.	_	_	1.3	
V _{OS}		$V_{DD} = 2.5V \pm 5\%$.	_	_	1.25	V
V _{IH}	Enable/Disable Input High Voltage (Output enabled)	_	70% V _{DD}	_	_	-
V _{IL}	Enable/Disable Input Low Voltage (Output disabled)	_	_	_	30% V _{DD}	

Table 9. LVPECL DC Electrical Characteristics

 V_{DD} = 3.3V, 2.5V ±5%, T_A = -20°C to +70°C; -40°C to +85°C, -40°C to +105°C. Below are guaranteed for listed standard frequencies.

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
V _{OD} Differential Output Voltage	D:// :: 10 ! . ! ! ! !	V _{DD} = 3.3V ±5%.	2.055		2.405	
	V _{DD} = 2.5V ±5%.	_	1.4	_		
V _{OS}	Output Offset Voltage	$V_{DD} = 3.3V \pm 5\%$.	1.305		1.65	
		V _{DD} = 2.5V ±5%.	_	0.68	_	V
V _{IH}	Enable/Disable Input High Voltage (Output enabled)	_	70% V _{DD}	_	_	•
V _{IL}	Enable/Disable Input Low Voltage (Output disabled)	_	_	_	30% V _{DD}	



Table 10. LVCMOS DC Electrical Characteristics

 V_{DD} = 3.3V, 2.5V ±5%, T_A = -20°C to +70°C; -40°C to +85°C, -40°C to +105°C. Below are guaranteed for listed standard frequencies.

Symbol	Parameter	Co	nditions	Minimum	Typical	Maximum	Units
			0.75MHz to 150MHz.	90% V _{DD}	_	_	
\/	Output High Voltage	$V_{DD} = 3.3V \pm 5\%$.	150+MHz to 250MHz.	80% V _{DD}	_	_	
V _{OH}	Output high voitage	\/ - 2.5\/ +5%	0.75MHz to 160MHz.	90% V _{DD}	_	_	
		$V_{DD} = 2.5V \pm 5\%$.	160+MHz to 180MHz.	80% V _{DD}	_	_	
	Output Low Voltage Enable/Disable Input High Voltage (Output enabled)	V _{DD} = 3.3V ±5%.	0.75MHz to 150MHz.	_	_	10% V _{DD}	
\/			150+MHz to 250MHz.	_	_	20% V _{DD}	V
V _{OL}		V _{DD} = 2.5V ±5%.	0.75MHz to 160MHz.	_	_	10% V _{DD}	-
			160+MHz to 180MHz.	_	_	20% V _{DD}	
V _{IH}		_	_	70% V _{DD}	_	_	
V _{IL}	Enable/Disable Input Low Voltage (Output disabled)	_	_	_	_	30% V _{DD}	



AC Electrical Characteristics

Table 11. 3.3V AC Electrical Characteristics

 V_{DD} = 3.3V ±5%, T_A = -20°C to +70°C; -40°C to +85°C, -40°C to +105°C.

Symbol	Parameter	Т	est Condition	Minimum	Typical	Maximum	Units	
		LVDS. LVPECL.		0.75	_	1350		
F	Output Frequency Range			0.75	_	1350	MHz	
		LVCMOS.		0.75	_	250		
		Temperature = -2	0°C to +70°C.	±20	_	±100	ppm	
	Frequency Stability	Temperature = -4	0°C to +85°C.	±25	_	±100	ppm	
		Temperature = -4	0°C to +105°C.	±50	_	±100	ppm	
	Aging (1st year)	T _A = 25°C.		_	_	±3	ppm	
	Aging (10 years)	T _A = 25°C.		_	_	±10	ppm	
		LVDS.	Differential.	_	100	_	_	
	Output Load	LVPECL.	V _{DD} - 2.0V.	_	50	_	Ω	
		LVCMOS.	To GND.	_	15	_	pF	
T _{ST}	Start-up Time	Output valid time specified level.	after V _{DD} meets minimum	_	-	10	ms	
	Output Rise Time	LVDS.		_	_	400		
t_R		LVPECL.	20% to 80% Vpp.	_	_	400	ps	
		LVCMOS.	10% to 90% V _{DD.}	_	_	3	ns	
	Output Fall Time	LVDS.	000/ / 000/)/	_	_	400	ps	
t_{F}		LVPECL.	80% to 20% Vpp.	_	_	400		
		LVCMOS.	90% to 10% V _{DD.}	_	_	3	ns	
		LVDS.		45	_	55		
0	0.1.101.1.0.1.0.1.	LVPECL.		45	_	55	0/	
O _{DC}	Output Clock Duty Cycle	LVOMOS	F _{OUT} ≤ 62.5MHz.	45	_	55	%	
		LVCMOS.	F _{OUT} > 62.5MHz.	40	_	60		
T _{OE}	Output Enable/ Disable Time		_	_	_	100	ns	
		LVDS.		_	3	_		
J_{PER}	Period Jitter, RMS	LVPECL.		_	5.8	_	ps	
		LVCMOS.	F _{OUT} = 125MHz.	_	5	_		
		LVDS.	<u>'</u>	_	1.3	_		
R_{J}	Random Jitter	LVPECL.		_	1.29	_	ps	
		LVCMOS.	F _{OUT} = 125MHz.	_	0.6	_		
		LVDS.		_	5.8	_		
D_J	Deterministic Jitter	LVPECL.		_	9.3	_	ps	
		LVCMOS.	F _{OUT} = 125MHz.	_	10	_		
		1				1	L	



Table 11. 3.3V AC Electrical Characteristics (Cont.)

 V_{DD} = 3.3V ±5%, T_A = -20°C to +70°C; -40°C to +85°C, -40°C to +105°C.

Symbol	Parameter	Test 0	Minimum	Typical	Maximum	Units	
		LVDS.	_	23.6	_		
T _J Total Jitter		LVPECL.		— 27.7		_	ps
		LVCMOS.	F _{OUT} = 125MHz.	_	19	_	
		LVDS.	•	_	890	_	
f _{JITTER}	Phase Jitter (12kHz-20MHz)	LVPECL.		_	860	_	fs
		LVCMOS.	F _{OUT} = 125MHz.	_	750	_	

Table 12. 2.5V AC Electrical Characteristics

 V_{DD} = 2.5V ±5%, T_A = -20°C to +70°C; -40°C to +85°C, -40°C to +105°C.

Symbol	Parameter	Т	est Condition	Minimum	Typical	Maximum	Units
		LVDS.	0.75	_	1000		
F	Output Frequency Range	LVPECL.	0.75	_	1000	MHz	
		LVCMOS.		0.75	_	180	
		Temperature = -2	0°C to +70°C.	±20	_	±100	ppm
	Frequency Stability	Temperature = -4	0°C to +85°C.	±25	_	±100	ppm
		Temperature = -4	±50	_	±100	ppm	
	Aging (1st year)	T _A = 25°C.		_	_	±3	ppm
	Aging (10 years)	T _A = 25°C.		_	_	±10	ppm
		LVDS.	Differential.	_	100	_	Ω
	Output Load	LVPECL.	V _{DD} - 2.0V.	_	50	_	12
		LVCMOS.	To GND.	_	15	_	pF
T _{ST}	Start-up Time	Output valid time specified level.	after V _{DD} meets minimum	_	_	10	ms
		LVDS.	200/ to 200/ \/nn	_	_	400	20
t_R	Output Rise Time	LVPECL.	20% to 80% Vpp.	_	_	400	ps
		LVCMOS.	10% to 90% V _{DD.}	_	_	3.5	ns
		LVDS.	80% to 20% Vpp.	_	_	400	20
t_F	Output Fall Time	LVPECL.	ου% το 20% γρρ.	_	_	400	ps
		LVCMOS.	90% to 10% V _{DD.}	_	_	3	ns
		LVDS.	·	45	_	55	
O_{DC}	Output Clock Duty Cycle	LVPECL.	45	_	55	%	
		LVCMOS.		45	_	55	
T _{OE}	Output Enable/ Disable Time		_	_	_	100	ns



Table 12. 2.5V AC Electrical Characteristics (Cont.)

 V_{DD} = 2.5V ±5%, T_A = -20°C to +70°C; -40°C to +85°C, -40°C to +105°C.

Symbol	Parameter	Test C	ondition	Minimum	Typical	Maximum	Units
		LVDS.	LVDS.			_	
J_{PER}	Period Jitter, RMS	LVPECL.		_	5.12	_	ps
		LVCMOS.	F _{OUT} = 125MHz.	_	3.3	_	
		LVDS.		_	1.4	_	
R_J	Random Jitter	LVPECL.		_	1.36	_	ps
	LVCMOS.	F _{OUT} = 125MHz.	_	1.3	_		
		LVDS.		_	9.2	_	
D_J	Deterministic Jitter	LVPECL.		_	10	_	ps
		LVCMOS.	F _{OUT} = 125MHz.	_	6.7	_	
		LVDS.		_	29.2	_	
T_J	Total Jitter	LVPECL.		_	29.3	_	ps
		LVCMOS.	F _{OUT} = 125MHz.	_	25.6	_	
		LVDS.	_	1040	_		
f _{JITTER}	Phase Jitter (12kHz–20MHz)	LVPECL.		_	1200	_	fs
		LVCMOS.	F _{OUT} = 125MHz.	_	850	_	


Notes for all AC Electrical Characteristics tables:

¹ All jitter values provided at 156.25MHz, unless noted otherwise.




Output Waveforms - LVDS

Output Levels/Rise Time/Fall Time Measurements




Oscillator Symmetry

Ideally, Symmetry should be 50/50 for $\frac{1}{2}$ period –Other expressions are 45/55 or 55/45




Output Waveforms – LVPECL

Rise Time/Fall Time Measurements





Oscillator Symmetry





Output Waveforms - LVCMOS








Package Outline Drawings

The package outline drawings (JS6, JX6, JU6) are appended at the end of this document. The package information is the most current data available.


Marking Diagrams

JX6 3.2 × 2.5 mm Package Option (example based on XLH320010.0000001)




- Line 1:
 - "010" denotes last three digits to the left of the decimal point as shown in the above example. This number will vary depending upon the frequency value selected in the orderable part number.
 - "YW" denotes the last digit of the year and work week the part was assembled.

JS6 5.0 × 3.2 mm Package Option (example based on XLH536210.380000I)



- Line 1:
 - "XL" = family; "H" = output type; "5" = package size; "3" = voltage; "6" = precision level. This number will vary depending upon the output type, voltage, and precision values selected in the orderable part number.
- Line 2:
 - "210" denotes last three digits to the left of the decimal point as shown in the above example. This number will vary depending upon the frequency value selected in the orderable part number.
 - "YW" denotes the last digit of the year and work week the part was assembled.


JU6 7.0 × 5.0 mm Package Option (example based on XLH735004.915200X)




- Line 1:
 - "XL" = family; "H" = output type; "7" = package size; "3" = voltage; "5" = precision level. This number will vary depending upon the output type, voltage, and precision values selected in the orderable part number.
- Line 2:
 - "004" denotes last three digits to the left of the decimal point as shown in the above example. This number will vary depending upon the frequency value selected in the orderable part number.
 - "YW" denotes the last digit of the year and work week the part was assembled.



Ordering Information (XO)



Ordering Information (VCXO)





** ±100ppm and ±50ppm for K (-40°C to +105°C) only.



Revision History

Revision Date	Description of Change
January 19, 2021	 Removed 4-pin package description table, figure, and package drawing references. Added footnote for pin 5 in Table 1. Added footnote under "Output Type" in XO Ordering Information.
January 12, 2021	Added Marking Diagrams section and updated Package Outline Drawings links.
October 27, 2020	Added pin counts to Output Type in XO ordering table.
September 21, 2020	Added typical IDD to tables. Added more frequency ranges to IDD tables. Updated H to be LVCMOS in order code.
April 27, 2020	Updated ODC parameter. 2nd LVCMOS row to be changed from <= to > 62.5 MHz.
September 7, 2018	Updated frequency stability options value from ±20ppm to ±25ppm for -40°C to +85°C XO only.
June 25, 2018	Updated Package Outline Drawings section.
May 4, 2018	 Added XO and VCXO options. Updated description and Features sections. Updated Package Outline Drawings section. Added VCXO Ordering Information decoder diagram.
January 12, 2018	Initial release.






00 PEV 01 03 03

REVISIONS
DESCRIPTION
INITIAL RELEASE
ADDED LID IN TOP VIEW
UPDATED LID TOLERANCES
UPDATE PACKAGE DRAWING

04/2/12 07/12/12 12/03/12 8/8/14

J.HUA PP

APPROVED



NOTES:

1. ALL DIMENSIONS IN MM.

			CHECKED	DRAWN RAC 04/2/12	APPROVALS	XXXX	××+	DECIMAL	UNLESS SPECIFIED
				04/2/12	DATE		+	ANGULAR	SIFIED
DO NO	С	SIZE			TITLE	W	4	M	
DO NOT SCALE DRAWING	PSC-4411	DRAWING No.	1.1 mm Thick	5.0 x 3.2 mm BODY	TITLE JS6 PACKAGE OUTLINE	www.IDT.com			
				¥	Ē	AX: (408	HONE: (4	àan Jose,	6024 Silve
SHEET						FAX: (408) 492-8674	PHONE: (408) 727-6116	San Jose, CA 95138	6024 Silver Creek Valley Rd
SHEET 1 OF 2	03	REV				74	6116	00	Valley Rd
			_						_

ļ			. 27—	
<u> </u>			A	<u> </u>
				2.54
				<u> </u>
				I
	—	1 2 -	—	
		0		

3 2 2 8 E

ADDED LID IN TOP VIEW
UPDATED LID TOLERANCES
UPDATE PACKAGE DRAWING

04/2/12 07/12/12 12/03/12 8/8/14

L KS KS PA

REVISIONS
DESCRIPTION
INITIAL RELEASE

DATE


APPROVED


RECOMMENDED LAND PATTERN

- ALL DIMENSION ARE IN mm. ANGLES IN DEGREES.
 TOP DOWN VIEW. AS VIEWED ON PCB.
 COMPONENT OUTLINE SHOW FOR REFERENCE IN GREEN.
 LAND PATTERN IN BLUE. NSMD PATTERN ASSUMED.
 LAND PATTERN RECOMMENDATION PER IPC—7351B GENERIC REQUIREMENT FOR SURFACE MOUNT DESIGN AND LAND PATTERN.


			CHECKED	DRAWN RAC 04/2/12	APPROVALS	XXXX±	XXX +	MAL	UNLESS SPECIFIED
					DATE		++	ANGULAR	SIFIED
DO NO	С	3ZIS			TITLE	×	4	M	
DO NOT SCALE DRAWING	PSU-4411	DRAWING No.	1.1 mm Thick	5.0 x 3.2 mm BODY	TITLE JS6 PACKAGE OUTLINE	www.IDT.com			
ş				×	M	FAX: (408) 492-8674	PHONE: (408) 727-6116	San Jose, CA 95138	6024 Silver Creek Valley Rd
SHEET 2 OF 2						92-8674	727-61	95138	reek Val
OF 2	0.5	RE∨					16		lley Rd
N									

	REVISIONS									
REV	DESCRIPTION	DATE CREATED	AUTHOR							
00	INITIAL RELEASE	8/11/14	J.HUA							
01	ADD PITCH	11/17/16	J.HUA							
	REFER TO DCP FOR OFFICIAL RELEASE DATE									






SIDE VIEW



END VIEW




BOTTOM VIEW

NOTES:

1. ALL DIMENSIONS IN MM.

TOLERANCES UNLESS SPE DECIMAL XX± XXX± XXXX±	CIFIED	W	San Jose	ver Creek Vo , CA 95138 408) 727-6 8) 492-8674	116		
		TITLE JX6 PACKAGE OUTLINE 3.2 x 2.5 mm BODY 0.9 mm Thick					
		SIZE	DRAWING No. PSC-4412		REV 01		
		DO NO	OT SCALE DRAWING	SHEET 1	OF 2		

	REVISIONS		
REV	DESCRIPTION	DATE CREATED	AUTHOR
00	INITIAL RELEASE	8/11/14	J.HUA
01	ADD PITCH	11/17/16	J.HUA
	REFER TO DCP FOR OFFICIAL	RELEASE DATE	





RECOMMENDED LAND PATTERN DIMENSION

NOTES:

- 1. ALL DIMENSIONS ARE IN MM. ANGLES IN DEGREES.
- 2. TOP DOWN VIEW. AS VIEWED ON PCB.
- 3. COMPONENT OUTLINE SHOWS FOR REFERENCE IN GREEN.
- 4. LAND PATTERN IN BLUE. NSMD PATTERN ASSUMED.
- 5. LAND PATTERN RECOMMENDATION PER IPC-7351B GENERIC REQUIREMENT FOR SURFACE MOUNT DESIGN AND LAND PATTERN.

IFIED ANGULAR ±	W	San Jo	se,	er Creek V CA 95138 108) 727-6 () 492-867	116	
	TITLE	JX6 PACKAGE OUTLINE 3.2 x 2.5 mm BODY 0.9 mm Thick				
	SIZE	DRAWING No. PSC-4412			REV 01	
	DO NO	OT SCALE DRAWING		SHEET 2	OF 2	2






9 8 R

REVISIONS
DESCRIPTION
INITIAL RELEASE
UPDATE PACKAGE DRWING

10/5/12 8/12/14

J.HUA S



NOTES:

1. ALL DIMENSIONS IN MM.

			_	_		l	V= = 1
			CHECKED	DRAWN XL	APPROVALS	XXXX±	TOLERANCES UNLESS SPECIFIED DECIMAL ANGU
				10/03/12	DATE		CIFIED ANGULAR
DO NO	С	SIZE			ᆵ	\$	
DO NOT SCALE DRAWING	PSC=4430	DRAWING No.	1.3 mm Thick	7.0 x 5.0 mm BODY	JU6 PACKAGE OUTLINE	WWW.IDT.com FAX: (408)	Tal 6024 Silve San Jose, PHONE: (4
SHEET 1 OF 2						FAX: (408) 492-8674	6024 Silver Creek Valley Rd San Jose, CA 95138 PHONE: (408) 727-6116
OF 2	01	REV				•	illey Rd


	<u> </u>	
2.0	<u> </u>	

9 8 RFV

REVISIONS
DESCRIPTION
INITIAL RELEASE
UPDATE PACKAGE DRWING

APPROVED KS J.HUA

5.08



RECOMMENDED LAND PATTERN

- 1. ALL DIMENSION ARE IN mm. ANGLES IN DEGREES.
 2. TOP DOWN VIEW. AS VIEWED ON PCB.
 3. COMPONENT OUTLINE SHOW FOR REFERENCE IN GREEN.
 4. LAND PATTERN IN BLUE. NSMD PATTERN ASSUMED.
 5. LAND PATTERN RECOMMENDATION PER IPC-7351B GENERIC REQUIREMENT FOR SURFACE MOUNT DESIGN AND LAND PATTERN.

		CHECKED	DRAWN XL	APPROVALS	UNLESS SPECIFIED DECIMAL ANGU XX± ± XXXX± XXXXX±
			10/03/12	DATE	CIFIED ANGULAR ±
DO N	SIZE			III.E	§ (1)
DO NOT SCALE DRAWING	PSC-4430	1.3 mm Thick	7.0 x 5.0 mm BODY	JU6 PACKAGE OUTLINE	Tix 6024 Silver Creek Valley Rd San Jose, CA 95138 PHONE: (408) 727–6116 WWW.IDT.COM FAX: (408) 492–8974
SHEET					r Creek 1 CA 9513 CB) 727- 08) 727- 0492-86
SHEET 2 OF 2	REV 01				Valley Rd 18 6116 74

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/