

## 256K x 16 HIGH SPEED ASYNCHRONOUS CMOS STATIC RAM

**JULY 2022** 

#### **FEATURES**

HIGH SPEED: (IS61/64WV25616ALL/BLL)

· High-speed access time: 8, 10, 20 ns

• Low Active Power: 85 mW (typical)

Low Standby Power: 7 mW (typical)

CMOS standby

#### LOW POWER: (IS61/64WV25616ALS/BLS)

High-speed access time: 25, 35, 45 ns

Low Active Power: 35 mW (typical)

 Low Standby Power: 0.6 mW (typical) CMOS standby

· Single power supply

VDD 1.65V to 2.2V (IS61WV25616Axx)

— VDD 2.4V to 3.6V (IS61/64WV25616Bxx)

· Fully static operation: no clock or refresh required

Three state outputs

Data control for upper and lower bytes

Industrial and Automotive temperature support

Lead-free available

### **DESCRIPTION**


The *ISSI* IS61WV25616Axx/Bxx and IS64WV25616Bxx are high-speed, 4,194,304-bit static RAMs organized as 262,144 words by 16 bits. It is fabricated using *ISSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields high-performance and low power consumption devices.

When  $\overline{\text{CE}}$  is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down with CMOS input levels.

Easy memory expansion is provided by using Chip Enable and Output Enable inputs,  $\overline{CE}$  and  $\overline{OE}$ . The active LOW Write Enable ( $\overline{WE}$ ) controls both writing and reading of the memory. A data byte allows Upper Byte ( $\overline{UB}$ ) and Lower Byte ( $\overline{LB}$ ) access.

The IS61WV25616Axx/Bxx and IS64WV25616Bxx are packaged in the JEDEC standard 44-pin 400mil SOJ, 44-pin TSOP Type II and 48-pin Mini BGA (6mm x 8mm).

#### **FUNCTIONAL BLOCK DIAGRAM**



Copyright © 2022 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and


c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances



#### **TRUTH TABLE**

						I/O	PIN	
Mode	WE	CE	ŌĒ	$\overline{LB}$	$\overline{\sf UB}$	I/O0-I/O7	I/O8-I/O15	VDD Current
Not Selected	Х	Н	Χ	Х	Χ	High-Z	High-Z	ISB1, ISB2
Output Disabled	Н	L	Н	Х	Х	High-Z	High-Z	Icc
	Х	L	Х	Н	Н	High-Z	High-Z	
Read	Н	L	L	L	Н	<b>D</b> оит	High-Z	Icc
	Н	L	L	Н	L	High-Z	Dout	
	Н	L	L	L	L	<b>D</b> оит	<b>D</b> out	
Write	L	L	Х	L	Н	Din	High-Z	Icc
	L	L	Χ	Н	L	High-Z	DIN	
	L	L	Χ	L	L	DIN	DIN	

# **PIN CONFIGURATIONS** 44-Pin TSOP (Type II) and SOJ



**PIN DESCRIPTIONS** 


A0-A17	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
LB	Lower-byte Control (I/O0-I/O7)
UB	Upper-byte Control (I/O8-I/O15)
NC	No Connection
V <sub>DD</sub>	Power
GND	Ground

<sup>\*</sup>SOJ package under evaluation.




# PIN CONFIGURATIONS

# 44-Pin LQFP



<sup>\*</sup>LQFP package under evaluation.

### 48-Pin mini BGA (6mm x 8mm)



#### PIN DESCRIPTIONS

A0-A17	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
LB	Lower-byte Control (I/O0-I/O7)
ŪB	Upper-byte Control (I/O8-I/O15)
NC	No Connection
V <sub>DD</sub>	Power
GND	Ground



#### DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

#### $V_{DD} = 3.3V \pm 5\%$

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	$V_{DD} = Min., I_{OH} = -4.0 \text{ mA}$	2.4	_	V
Vol	Output LOW Voltage	$V_{DD} = Min., IoL = 8.0 mA$	_	0.4	V
VIH	Input HIGH Voltage		2	$V_{DD} + 0.3$	V
VIL	Input LOW Voltage(1)		-0.3	8.0	V
ILI	Input Leakage	$GND \leq V_{IN} \leq V_{DD}$	-1	1	μΑ
ILO	Output Leakage	GND ≤ Vouт ≤ Vdd, Outputs Disabled	-1	1	μA

#### Note:

#### DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

#### $V_{DD} = 2.4V - 3.6V$

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	$V_{DD} = Min., I_{OH} = -1.0 \text{ mA}$	1.8	_	V
Vol	Output LOW Voltage	$V_{DD} = Min., IoL = 1.0 mA$	_	0.4	V
VIH	Input HIGH Voltage		2.0	$V_{DD} + 0.3$	V
VIL	Input LOW Voltage(1)		-0.3	0.8	V
ILI	Input Leakage	$GND \leq Vin \leq Vdd$	-1	1	μA
ILO	Output Leakage	GND ≤ Vouт ≤ Vdd, Outputs Disabled	-1	1	μA

#### Note:

### DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

#### $V_{DD} = 1.65V-2.2V$

Symbol	Parameter	<b>Test Conditions</b>	V <sub>DD</sub>	Min.	Max.	Unit
Vон	Output HIGH Voltage	Iон = -0.1 mA 1.6	65-2.2V	1.4	<u> </u>	V
Vol	Output LOW Voltage	IoL = 0.1 mA 1.6	65-2.2V	_	0.2	V
VIH	Input HIGH Voltage	1.6	65-2.2V	1.4	VDD + 0.2	V
VIL <sup>(1)</sup>	Input LOW Voltage	1.6	65-2.2V	-0.2	0.4	V
lu	Input Leakage	$GND \leq Vin \leq Vdd$		-1	1	μA
ILO	Output Leakage	GND ≤ Vout ≤ Vdd, Output	ts Disabled	-1	1	μA

#### Note

<sup>1.</sup> V<sub>IL</sub> (min.) = −0.3V DC; V<sub>IL</sub> (min.) = −2.0V AC (pulse width < 20 ns). Not 100% tested. V<sub>IH</sub> (max.) = V<sub>DD</sub> + 0.3V DC; V<sub>IH</sub> (max.) = V<sub>DD</sub> + 2.0V AC (pulse width < 20 ns). Not 100% tested.

<sup>1.</sup>  $V_{IL}$  (min.) = -0.3V DC;  $V_{IL}$  (min.) = -2.0V AC (pulse width < 20 ns). Not 100% tested.  $V_{IH}$  (max.) =  $V_{DD}$  + 0.3V DC;  $V_{IH}$  (max.) =  $V_{DD}$  + 2.0V AC (pulse width < 20 ns). Not 100% tested.

<sup>1.</sup> V<sub>IL</sub> (min.) = −0.3V DC; V<sub>IL</sub> (min.) = −2.0V AC (pulse width < 20 ns). Not 100% tested. V<sub>IH</sub> (max.) = V<sub>DD</sub> + 0.3V DC; V<sub>IH</sub> (max.) = V<sub>DD</sub> + 2.0V AC (pulse width < 20 ns). Not 100% tested.



### **ACTEST CONDITIONS**

Parameter	Unit (2.4V-3.6V)	Unit (3.3V <u>+</u> 10%)	Unit (1.65V-2.2V)	
Input Pulse Level	0V to 3V	0V to 3V	0V to 1.8V	
Input Rise and Fall Times	1V/ ns	1V/ ns	1V/ ns	
Input and Output Timing and Reference Level (VRef)	1.5V	1.5V	0.9V	
Output Load	See Figures 1 and 2	See Figures 1 and 2	See Figures 1 and 2	

### **ACTEST LOADS**




Figure 1.




Figure 2.



#### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit	
VTERM	Terminal Voltage with Respect to GND	$-0.5$ to $V_{DD} + 0.5$	V	
V <sub>DD</sub>	VDD Relates to GND	-0.3 to 4.0	V	
Тѕтс	Storage Temperature	-65 to +150	°C	
Рт	Power Dissipation	1.0	W	

#### Notes:

 Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### CAPACITANCE<sup>(1,2)</sup>

Symbol	Parameter	Conditions	Max.	Unit	
Cin	Input Capacitance	VIN = 0V	6	pF	
C <sub>I/O</sub>	Input/Output Capacitance	Vout = 0V	8	pF	

- 1. Tested initially and after any design or process changes that may affect these parameters.
- 2. Test conditions:  $TA = 25^{\circ}C$ , f = 1 MHz, VDD = 3.3V.



# **HIGH SPEED (IS61WV25616ALL/BLL)**

**OPERATING RANGE (VDD) (IS61WV25616ALL)** 

Range	Ambient Temperature	<b>V</b> DD	Speed
Commercial	0°C to +70°C	1.65V-2.2V	20ns
Industrial	–40°C to +85°C	1.65V-2.2V	20ns
Automotive	-40°C to +125°C	1.65V-2.2V	20ns

### OPERATING RANGE (VDD) (IS61WV25616BLL)(1)

Range	Ambient Temperature	Vdd (8 ns)1	VDD (10 ns) <sup>1</sup>	
Commercial	0°C to +70°C	3.3V <u>+</u> 5%	2.4V-3.6V	
Industrial	–40°C to +85°C	3.3V <u>+</u> 5%	2.4V-3.6V	

#### Note:

OPERATING RANGE (VDD) (IS64WV25616BLL)

Range	Ambient Temperature	V <sub>DD</sub> (10 ns)	
Automotive	-40°C to +125°C	2.4V-3.6V	

### POWER SUPPLY CHARACTERISTICS<sup>(1)</sup> (Over Operating Range)

				-	8	-10	0	-2	.0	
Symbol	Parameter	<b>Test Conditions</b>		Min.	Max.	Min.	Max.	Min.	Max.	Unit
Icc	VDD Dynamic Operating	V <sub>DD</sub> = Max.,	Com.	_	50	_	40	_	35	mA
	Supply Current	IOUT = 0  mA, f = fMAX	Ind.	_	55	_	45	_	40	
			Auto.	_	_	_	65	_	60	
			typ.(2)			25	;			
lcc1	Operating	V <sub>DD</sub> = Max.,	Com.	_	35	_	35	_	30	mA
	Supply Current	IOUT = 0  mA, f = 0	Ind.	_	40	_	40	_	40	
			Auto.	_	_	_	60	_	60	
Is <sub>B</sub> 1	TTL Standby Current	V <sub>DD</sub> = Max.,	Com.	_	10	_	10	_	10	mA
	(TTL Inputs)	VIN = VIH or VIL	Ind.	_	15	_	15	_	15	
		$\overline{CE} \ge V_{IH}, f = 0$	Auto.	_	_	_	30	_	30	
IsB2	CMOS Standby	V <sub>DD</sub> = Max.,	Com.	_	8	_	8	_	8	mA
	Current (CMOS Inputs)	$\overline{CE} \ge V_{DD} - 0.2V$ ,	Ind.	_	9	_	9	_	9	
		$V_{\text{IN}} \ge V_{\text{DD}} - 0.2V$ , or	Auto.	_	_	_	20	_	20	
		$Vin \leq 0.2V, f = 0$	typ.(2)			2				

<sup>1.</sup> When operated in the range of 2.4V-3.6V, the device meets 10ns. When operated in the range of  $3.3V \pm 5\%$ , the device meets 8ns.

<sup>1.</sup> At  $f = f_{MAX}$ , address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

<sup>2.</sup> Typical values are measured at  $V_{DD} = 3.0V$ ,  $T_A = 25$ °C and not 100% tested.



# LOW POWER (IS61WV25616ALS/BLS)

**OPERATING RANGE (VDD) (IS61WV25616ALS)** 

Range	Ambient Temperature	<b>V</b> DD	Speed	
Commercial	0°C to +70°C	1.65V-2.2V	45ns	
Industrial	–40°C to +85°C	1.65V-2.2V	45ns	
Automotive	-40°C to +125°C	1.65V-2.2V	45ns	

**OPERATING RANGE (VDD) (IS61WV25616BLS)** 

Range	Ambient Temperature	V <sub>DD</sub> (25 ns)	
Commercial	0°C to +70°C	2.4V-3.6V	
Industrial	–40°C to +85°C	2.4V-3.6V	

**OPERATING RANGE (VDD) (IS64WV25616BLS)** 

Range	Ambient Temperature	V <sub>DD</sub> (35 ns)
Automotive	-40°C to +125°C	2.4V-3.6V

# POWER SUPPLY CHARACTERISTICS<sup>(1)</sup> (Over Operating Range)

		,			<u> </u>					
				-2	5	-3	35	-4	5	
Symbol	Parameter	Test Conditions		Min.	Max.	Min.	Max.	Min.	Max.	Unit
Icc	VDD Dynamic Operating	VDD = Max.,	Com.	_	20	_	20	_	15	mA
	Supply Current	IOUT = 0  mA, f = fMAX	Ind.	_	25	_	25	_	20	
			Auto.	_	50	_	50	_	40	
			typ.(2)	1	11					
lcc1	Operating	VDD = Max.,	Com.	_	10	_	10	_	10	mA
	Supply Current	IOUT = 0  mA, f = 0	Ind.	_	12	_	12	_	12	
			Auto.	_	20	_	20	_	20	
Is <sub>B</sub> 1	TTL Standby Current	VDD = Max.,	Com.	_	5	_	5	_	5	mA
	(TTL Inputs)	$V_{IN} = V_{IH} \text{ or } V_{IL}$	Ind.	_	7	_	7	_	7	
		$\overline{CE} \ge V_{IH}, f = 0$	Auto.	_	10	_	10	_	10	
IsB2	CMOS Standby	V <sub>DD</sub> = Max.,	Com.	_	1	_	1	_	1	mA
	Current (CMOS Inputs)	$\overline{CE} \ge V_{DD} - 0.2V$ ,	Ind.	_	2	_	2	_	2	
		$V_{IN} \ge V_{DD} - 0.2V$ , or	Auto.	_	10	_	10	_	10	
		$Vin \leq 0.2V, f = 0$	typ.(2)	0	.2					

<sup>1.</sup> At  $f = f_{MAX}$ , address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

<sup>2.</sup> Typical values are measured at  $V_{DD} = 3.0V$ ,  $T_A = 25$ °C and not 100% tested.



### READ CYCLE SWITCHING CHARACTERISTICS<sup>(1)</sup> (Over Operating Range)

		-	8	-1	0		_
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit	
trc	Read Cycle Time	8	_	10	_	ns	
taa	Address Access Time	_	8	_	10	ns	
<b>t</b> oha	Output Hold Time	2.0	_	2.0	_	ns	
tace	CE Access Time	_	8	_	10	ns	
tDOE	OE Access Time	_	4.5	_	4.5	ns	
thzoe(2)	OE to High-Z Output	_	3	_	4	ns	
tLZOE <sup>(2)</sup>	OE to Low-Z Output	0	_	0	_	ns	
thzce(2	CE to High-Z Output	0	3	0	4	ns	
tLZCE <sup>(2)</sup>	CE to Low-Z Output	3	_	3	_	ns	
<b>t</b> BA	LB, UB Access Time	_	5.5	_	6.5	ns	
thzB <sup>(2)</sup>	LB, UB to High-Z Output	0	3	0	3	ns	
tLZB <sup>(2)</sup>	LB, UB to Low-Z Output	0	_	0	_	ns	
<b>t</b> PU	Power Up Time	0	_	0	_	ns	
<b>t</b> PD	Power Down Time	_	8	_	10	ns	

<sup>1.</sup> Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0V to 3.0V and output loading specified in Figure 1.

<sup>2.</sup> Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage.



### READ CYCLE SWITCHING CHARACTERISTICS<sup>(1)</sup> (Over Operating Range)

Symbol	Parameter	Min.	-20 ns Max.	Min.	-25 ns Max.	Min.	-35 ns Max.	Min.	-45ns Max.	Unit
trc	Read Cycle Time	20	_	25	_	35	_	45	_	ns
taa	Address Access Time	_	20	_	25	_	35	_	45	ns
tона	Output Hold Time	2.5	_	4	_	4	_	7	_	ns
tace	CE Access Time	_	20	_	25	_	35	_	45	ns
tdoe	OE Access Time	_	8	_	12	_	15	_	20	ns
thzoe(2)	OE to High-Z Output	0	8	0	8	0	10	0	15	ns
tLZOE <sup>(2)</sup>	OE to Low-Z Output	0	_	0	_	0	_	0	_	ns
thzce(2	CE to High-Z Output	0	8	0	8	0	10	0	15	ns
tLZCE <sup>(2)</sup>	CE to Low-Z Output	3	_	10	_	10	_	15	_	ns
<b>t</b> BA	LB, UB Access Time	_	8	_	25	_	35	_	45	ns
tнzв	LB, UB to High-Z Output	0	8	0	8	0	10	0	15	ns
<b>t</b> LZB	LB, UB to Low-Z Output	0	_	0	_	0	_	0	_	ns

<sup>1.</sup> Test conditions assume signal transition times of 1.5 ns or less, timing reference levels of 1.25V, input pulse levels of 0.4V to VDD-0.3V and output loading specified in Figure 1a.


<sup>2.</sup> Tested with the load in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

<sup>3.</sup> Not 100% tested.




#### **AC WAVEFORMS**

**READ CYCLE NO.**  $1^{(1,2)}$  (Address Controlled) ( $\overline{CE} = \overline{OE} = V_{IL}$ ,  $\overline{UB}$  or  $\overline{LB} = V_{IL}$ )



#### READ CYCLE NO. 2(1,3)



- 1. WE is HIGH for a Read Cycle.
- 2. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}$ ,  $\overline{UB}$ , or  $\overline{LB} = V_{IL}$ .
- 3. Address is valid prior to or coincident with  $\overline{\sf CE}$  LOW transition.



# WRITE CYCLE SWITCHING CHARACTERISTICS(1,3) (Over Operating Range)

		-8	3	-1(	)	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
twc	Write Cycle Time	8	_	10	_	ns
tsce	CE to Write End	6.5	_	8	_	ns
taw	Address Setup Time to Write End	6.5	_	8	_	ns
tha	Address Hold from Write End	0	_	0	_	ns
<b>t</b> sa	Address Setup Time	0	_	0	_	ns
<b>t</b> PWB	LB, UB Valid to End of Write	6.5	_	8	_	ns
tpwe1	WE Pulse Width	6.5	_	8	_	ns
tpwE2	$\overline{\text{WE}}$ Pulse Width ( $\overline{\text{OE}} = \text{LOW}$ )	8.0	_	10	_	ns
<b>t</b> sp	Data Setup to Write End	5	_	6	_	ns
<b>t</b> HD	Data Hold from Write End	0	_	0	_	ns
thzwe <sup>(2)</sup>	WE LOW to High-Z Output	_	3.5	_	5	ns
tLZWE <sup>(2)</sup>	WE HIGH to Low-Z Output	2	_	2	_	ns

#### Notes:

2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

<sup>1.</sup> Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0V to 3.0V and output loading specified in Figure 1.

<sup>3.</sup> The internal write time is defined by the overlap of  $\overline{\text{CE}}$  LOW and  $\overline{\text{UB}}$  or  $\overline{\text{LB}}$ , and  $\overline{\text{WE}}$  LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write. Shaded area product in development



### WRITE CYCLE SWITCHING CHARACTERISTICS(1,2) (Over Operating Range)

		-20	ns	-25	ns	-35 ns		-45ns	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min. Max	κ. Min.	Max.	Unit
twc	Write Cycle Time	20	_	25	_	35 —	45	_	ns
tsce	CE to Write End	12	_	18	_	25 <b>—</b>	35	_	ns
taw	Address Setup Time to Write End	12	_	15	_	25 —	35	_	ns
tha	Address Hold from Write End	0	_	0	_	0 —	0	_	ns
<b>t</b> sa	Address Setup Time	0	_	0	_	0 —	0	_	ns
<b>t</b> PWB	LB, UB Valid to End of Write	12	_	18	_	30 —	35	_	ns
tPWE1	$\overline{\text{WE}}$ Pulse Width ( $\overline{\text{OE}}$ = HIGH)	12	_	18	_	30 —	35	_	ns
tPWE2	$\overline{\text{WE}}$ Pulse Width ( $\overline{\text{OE}}$ = LOW)	17	_	20	_	30 —	35	_	ns
tsp	Data Setup to Write End	9	_	12	_	15 —	20	_	ns
thd	Data Hold from Write End	0	_	0	_	0 —	0	_	ns
tHZWE <sup>(3)</sup>	WE LOW to High-Z Output		9	_	12	— 20	_	20	ns
tLZWE <sup>(3)</sup>	WE HIGH to Low-Z Output	3	_	5	_	5 —	5	_	ns


<sup>1.</sup> Test conditions assume signal transition times of 1.5ns or less, timing reference levels of 1.25V, input pulse levels of 0.4V to VDD-0.3V and output loading specified in Figure 1a.

Tested with the load in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
 The internal write time is defined by the overlap of CE LOW and UB or LB, and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.



#### **AC WAVEFORMS**


WRITE CYCLE NO. 1 (CE Controlled, OE is HIGH or LOW) (1)



#### Notes:

- 1. WRITE is an internally generated signal asserted during an overlap of the LOW states on the  $\overline{\text{CE}}$  and  $\overline{\text{WE}}$  inputs and at least one of the  $\overline{\text{LB}}$  and  $\overline{\text{UB}}$  inputs being in the LOW state.
- 2. WRITE =  $(\overline{CE})$  [  $(\overline{LB})$  =  $(\overline{\overline{UB}})$  ]  $(\overline{WE})$ .


#### WRITE CYCLE NO. 2 (WE Controlled. OE is HIGH During Write Cycle) (1,2)






#### **AC WAVEFORMS**

WRITE CYCLE NO. 3 (WE Controlled. OE is LOW During Write Cycle) (1)



#### WRITE CYCLE NO. 4 (LB, UB Controlled, Back-to-Back Write) (1,3)



- 1. The internal Write time is defined by the overlap of  $\overline{CE} = LOW$ ,  $\overline{UB}$  and/or  $\overline{LB} = LOW$ , and  $\overline{WE} = LOW$ . All signals must be in valid states to initiate a Write, but any can be deasserted to terminate the Write. The tsa, tha, tsd, and the timing is referenced to the rising or falling edge of the signal that terminates the Write.
- Zested with OE HIGH for a minimum of 4 ns before WE = LOW to place the I/O in a HIGH-Z state.
  WE may be held LOW across many address cycles and the LB, UB pins can be used to control the Write function.



# HIGH SPEED (IS61WV25616ALL/BLL)

### **DATA RETENTION SWITCHING CHARACTERISTICS** (2.4V-3.6V)

Symbol	Parameter	Test Condition	Options	Min.	Typ. <sup>(1)</sup>	Max.	Unit
VDR	VDD for Data Retention	See Data Retention Waveform		2.0	_	3.6	V
IDR	Data Retention Current	$V_{DD} = 2.0V, \overline{CE} \ge V_{DD} - 0.2V$	Com.	_	2	8	mA
			Ind.	_	_	9	
			Auto.			15	
tsdr	Data Retention Setup Time	See Data Retention Waveform		0	_	_	ns
trdr	Recovery Time	See Data Retention Waveform		trc	_	_	ns


**Note 1**: Typical values are measured at V<sub>DD</sub> = 3.0V, T<sub>A</sub> = 25°C and not 100% tested.

#### **DATA RETENTION SWITCHING CHARACTERISTICS** (1.65V-2.2V)

Symbol	Parameter	Test Condition	Options	Min.	Typ. <sup>(1)</sup>	Max.	Unit
VDR	VDD for Data Retention	See Data Retention Waveform		1.2	_	3.6	V
Idr	Data Retention Current	$V_{DD} = 1.2V, \overline{CE} \ge V_{DD} - 0.2V$	Com.	_	5	10	mA
			Ind.	_	_	15	
tsdr	Data Retention Setup Time	See Data Retention Waveform		0	_	_	ns
trdr	Recovery Time	See Data Retention Waveform		trc	_	_	ns

Note 1: Typical values are measured at VDD = 1.8V, TA = 25°C and not 100% tested.

#### DATA RETENTION WAVEFORM (CE Controlled)





# LOW POWER (IS61WV25616ALS/BLS)

### **DATA RETENTION SWITCHING CHARACTERISTICS (2.4V-3.6V)**

Symbol	Parameter	<b>Test Condition</b>	Options	Min.	Typ. <sup>(1)</sup>	Max.	Unit
VDR	VDD for Data Retention	See Data Retention Waveform		2.0	_	3.6	V
Idr	Data Retention Current	$V_{DD} = 2.0V, \overline{CE} \ge V_{DD} - 0.2V$	Com.	_	0.2	1	mA
			Ind. Auto.	_	_	2 10	
tsdr	Data Retention Setup Time	See Data Retention Waveform		0	_	_	ns
trdr	Recovery Time	See Data Retention Waveform		trc	_	_	ns


**Note 1**: Typical values are measured at V<sub>DD</sub> = 3.0V, T<sub>A</sub> = 25°C and not 100% tested.

### **DATA RETENTION SWITCHING CHARACTERISTICS** (1.65V-2.2V)

Symbol	Parameter	<b>Test Condition</b>	Options	Min.	Typ.(1)	Max.	Unit
V <sub>DR</sub>	VDD for Data Retention	See Data Retention Waveform		1.2	_	3.6	V
IDR	Data Retention Current	$V_{DD} = 1.2V, \overline{CE} \ge V_{DD} - 0.2V$	Com.	_	0.2	1	mA
			Ind.	_	_	2	
tsdr	Data Retention Setup Time	See Data Retention Waveform		0	_	_	ns
trdr	Recovery Time	See Data Retention Waveform		trc	_	_	ns

**Note 1**: Typical values are measured at V<sub>DD</sub> = 1.8V, T<sub>A</sub> = 25°C and not 100% tested.

#### DATA RETENTION WAVEFORM (CE Controlled)





#### **ORDERING INFORMATION (HIGH SPEED)**

Commercial Range: 0°C to +70°C

Voltage Range: 2.4V to 3.6V

Speed (ns)	Order Part No.	Package
10 (8¹)	IS61WV25616BLL-10TL	TSOP (Type II), Lead-free

Note

Industrial Range: -40°C to +85°C

Voltage Range: 2.4V to 3.6V

Speed (ns)	Order Part No.	Package
10 (8¹)	IS61WV25616BLL-10BLI	48 mini BGA (6mm x 8mm), Lead-free
	IS61WV25616BLL-10TLI	TSOP (Type II), Lead-free
	IS61WV25616BLL-10KLI	400-mil SOJ, Lead-free
Nata:		

Note:

Industrial Range: -40°C to +85°C Voltage Range: 1.65V to 2.2V

Speed (ns)	Order Part No.	Package
20	IS61WV25616ALL-20TLI	TSOP (Type II), Lead-free

Automotive Range: -40°C to +125°C

Voltage Range: 2.4V to 3.6V

Speed (ns)	Order Part No.	Package
10	IS64WV25616BLL-10BLA3	48 mini BGA (6mm x 8mm), Lead-free
	IS64WV25616BLL-10CTA3	TSOP (Type II), Copper Leadframe
	IS64WV25616BLL-10CTLA3	TSOP (Type II), Lead-free, Copper Leadframe

<sup>1.</sup> Speed = 8ns for  $V_{DD}$  = 3.3V  $\pm$  5%. Speed = 10ns for  $V_{DD}$  = 2.4V to 3.6V.

<sup>1.</sup> Speed = 8ns for  $V_{DD}$  = 3.3V  $\pm$  5%. Speed = 10ns for  $V_{DD}$  = 2.4V to 3.6V.



# **ORDERING INFORMATION (LOW POWER)**

Industrial Range: -40°C to +85°C


Voltage Range: 2.4V to 3.6V

Speed (ns)	Order Part No.	Package
25	IS61WV25616BLS-25TLI	TSOP (Type II), Lead-free


Industrial Range: -40°C to +85°C Voltage Range: 1.65V to 2.2V

Speed (ns)	Order Part No.	Package
45	IS61WV25616ALS-45TLI	TSOP (Type II), Lead-free














# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

# Lumissil:

<u>IS61WV25616BLL-10TLI</u> <u>IS61WV25616BLL-10TLI-TR</u> <u>IS61WV25616BLL-10TL-TR</u> <u>IS64WV25616BLL-10BLA3-TR</u> <u>IS61WV25616BLL-10BLI</u> <u>IS61WV25616BLL-10BLI-TR</u> <u>IS61WV25616BLL-10BI-TR</u> <u>IS61WV25616BLL-10BI-TR</u> <u>IS61WV25616BLL-10CTLA3</u> <u>IS61WV25616BLL-10KLI-TR</u> <u></u>