


WEBENCH® Design Report


VinMin = 9.0V VinMax = 15.0V Vout = 2.5V Iout = 1.0A Device = TPS562202DRLR Topology = Buck Created = 2025-04-16 09:53:12.553 BOM Cost = \$1.10 BOM Count = 10 Total Pd = 0.26W


Design: 17 TPS562202DRLR TPS562202DRLR 9V-15V to 2.50V @ 1A




Electrical BOM

Name	Manufacturer	Part Number	Properties	Qty	Price	Footprint
Cboot	MuRata	GRM155R71C104KA88D Series= X7R	Cap= 100.0 nF ESR= 1.0 mOhm VDC= 16.0 V IRMS= 0.0 A	1	\$0.01	0402 3 mm ²
Cin	MuRata	GRM21BR61E106MA73L Series= X5R	Cap= 10.0 uF ESR= 4.0 mOhm VDC= 25.0 V IRMS= 2.8 A	2	\$0.04	0805 7 mm ²
Cinx	MuRata	GRM188R71H104KA93D Series= X7R	Cap= 100.0 nF ESR= 20.0 mOhm VDC= 50.0 V IRMS= 3.8 A	1	\$0.02	0603 5 mm ²
Cout	MuRata	GRM21BR61A226ME44L Series= X5R	Cap= 22.0 uF ESR= 3.0 mOhm VDC= 10.0 V IRMS= 3.84 A	2	\$0.09	0805 7 mm ²
L1	Coilcraft	XAL4030-332MEB	L= 3.3 μH 26.0 mOhm	1	\$0.72	XAL4030 25 mm ²
Rfbb	Vishay-Dale	CRCW040210K0FKED Series= CRCWe3	Res= 10.0 kOhm Power= 63.0 mW Tolerance= 1.0%	1	\$0.01	0402 3 mm ²
Rfbt	Vishay-Dale	CRCW040221K0FKED Series= CRCWe3	Res= 21.0 kOhm Power= 63.0 mW Tolerance= 1.0%	1	\$0.01	0402 3 mm ²
U1	Texas Instruments	TPS562202DRLR	Switcher	1	\$0.07	DRL0006A 7 mm ²







Operating Values

	#	Name	Value	Category	Description
_	1.	BOM Count	10		Total Design BOM count
	2.	Total BOM	\$1.1		Total BOM Cost
	3.	Cin IRMS	406.353 mA	Capacitor	Input capacitor RMS ripple current
	4.	Cin Pd	330.25 μW	Capacitor	Input capacitor power dissipation
	5.	Cout IRMS	333.033 mA	Capacitor	Output capacitor RMS ripple current
	6.	Cout Pd	166.37 μW	Capacitor	Output capacitor power dissipation
	7.	IC lpk	1.577 A	IC	Peak switch current in IC
	8.	IC Pd	229.16 mW	IC	IC power dissipation
	9.	IC Tj	47.187 degC	IC	IC junction temperature
	10.	IC Tolerance	16.0 mV	IC	IC Feedback Tolerance
	11.	ICThetaJA Effective	75.0 degC/W	IC	IC junction-to-ambient thermal resistance with TI EVM

#	Name	Value	Category	Description
12.	lin Avg	183.92 mA	IC	Average input current
13.	lpp percentage	115.366 %	Inductor	Inductor ripple current percentage (with respect to average inductor current)
14.	L lpp	1.154 A	Inductor	Peak-to-peak inductor ripple current
15.	L Pd	28.884 mW	Inductor	Inductor power dissipation
16.	Cin Pd	330.25 μW	Power	Input capacitor power dissipation
17.	Cout Pd	166.37 µW	Power	Output capacitor power dissipation
18.	IC Pd	229.16 mW	Power	IC power dissipation
19.	L Pd	28.884 mW	Power	Inductor power dissipation
20.	Total Pd	258.748 mW	Power	Total Power Dissipation
21.	Duty Cycle	17.676 %	System	Duty cycle
	, ,		Information	
22.	Efficiency	90.621 %	System	Steady state efficiency
	,		Information	,
23.	FootPrint	72.0 mm ²	System	Total Foot Print Area of BOM components
		12.0 111111	Information	'
24.	Frequency	570.286 kHz	System	Switching frequency
			Information	
25.	lout	1.0 A	System	lout operating point
			Information	
26.	Mode	CCM	System	Conduction Mode
		· · · · · · · · · · · · · · · · · · ·	Information	
27.	Pout	2.5 W	System	Total output power
		2.0	Information	
28.	Vin	15.0 V	System	Vin operating point
_0.	V	10.0 ¥	Information	viii oporating point
29.	Vin p-p	93.914 mV	System	Peak-to-peak input voltage
20.	VIII P P	00.014 mv	Information	r can to poak input voltage
30.	Vout	2.5 V	System	Operational Output Voltage
50.			Information	opolational output voltage
31.	Vout Actual	2.492 V	System	Vout Actual calculated based on selected voltage divider resistors
٠	v out / totaui	2.702 V	Information	Tour holder cardiated based on solected voltage divider resisters
32.	Vout Tolerance	3.386 %	System	Vout Tolerance based on IC Tolerance (no load) and voltage divider
JZ.	voat roioianioo	3.000 /0	Information	resistors if applicable
33.	Vout p-p	7.583 mV	System	Peak-to-peak output ripple voltage
JJ.	vout p-p	7.505 1117	Information	i ean-to-hean outhor tiphie voltage

Design Inputs

Name	Value	Description	
lout	1.0	Maximum Output Current	
VinMax	15.0	Maximum input voltage	
VinMin	9.0	Minimum input voltage	
Vout	2.5	Output Voltage	
base_pn	TPS562202	Base Product Number	
source	DC	Input Source Type	
Та	30.0	Ambient temperature	

WEBENCH® Assembly

Component Testing

Some published data on components in datasheets such as Capacitor ESR and Inductor DC resistance is based on conservative values that will guarantee that the components always exceed the specification. For design purposes it is usually better to work with typical values. Since this data is not always available it is a good practice to measure the Capacitance and ESR values of Cin and Cout, and the inductance and DC resistance of L1 before assembly of the board. Any large discrepancies in values should be electrically simulated in WEBENCH to check for instabilities and thermally simulated in WebTHERM to make sure critical temperatures are not exceeded.

Soldering Component to Board

If board assembly is done in house it is best to tack down one terminal of a component on the board then solder the other terminal. For surface mount parts with large tabs, such as the DPAK, the tab on the back of the package should be pre-tinned with solder, then tacked into place by one of the pins. To solder the tab town to the board place the iron down on the board while resting against the tab, heating both surfaces simultaneously. Apply light pressure to the top of the plastic case until the solder flows around the part and the part is flush with the PCB. If the solder is not flowing around the board you may need a higher wattage iron (generally 25W to 30W is enough).

Initial Startup of Circuit

It is best to initially power up the board by setting the input supply voltage to the lowest operating input voltage 9.0V and set the input supply's current limit to zero. With the input supply off connect up the input supply to Vin and GND. Connect a digital volt meter and a load if needed to set the minimum lout of the design from Vout and GND. Turn on the input supply and slowly turn up the current limit on the input supply. If the voltage starts to rise on the input supply continue increasing the input supply current limit while watching the output voltage. If the current increases on the input supply, but the voltage remains near zero, then there may be a short or a component misplaced on the board. Power down the board and visually inspect for solder bridges and recheck the diode and capacitor polarities. Once the power supply circuit is operational then more extensive testing may include full load testing, transient load and line tests to compare with simulation results.

Load Testing

The setup is the same as the initial startup, except that an additional digital voltmeter is connected between Vin and GND, a load is connected between Vout and GND and a current meter is connected in series between Vout and the load. The load must be able to handle at least rated output power + 50% (7.5 watts for this design). Ideally the load is supplied in the form of a variable load test unit. It can also be done in the form of suitably large power resistors. When using an oscilloscope to measure waveforms on the prototype board, the ground leads of the oscilloscope probes should be as short as possible and the area of the loop formed by the ground lead should be kept to a minimum. This will help reduce ground lead inductance and eliminate EMI noise that is not actually present in the circuit.




WEBENCH[®] Electrical Simulation Report

Design Id = 17


 $sim_id = 1$

Simulation Type = Load Transient



Simulation Parameters

#	Name	Parameter Name	Description	Values
1.	Cin	IC	Inital Condition	0 V
2.	L1	IC	Initial Condition	1.0
3.	ILoad	1	Load Current	ILoad1 A
4.	lout	signal_type I1 I2 Td Tf Tr Pw	Signal Type Initial Load Current Minimum Load Current Initial Time Delay Fall Time Rise Time Pulse Width	PULSE 1.0 A 0.1 A 0.2m s 40u s 40u s 0.5m s



Design Assistance

- 1. Master key: 7184E8B77D068D1CE343DD0BE1E418A5[v1]
- 2. TPS562202 Product Folder: http://www.ti.com/product/TPS562202: contains the data sheet and other resources.

Important Notice and Disclaimer

TI provides technical and reliability data (including datasheets), design resources (including reference designs), application or other design advice, web tools, safety information, and other resources AS IS and with all faults, and disclaims all warranties. These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Providing these resources does not expand or otherwise alter TI's applicable Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with TI products.