
```
//
       LCSIM.CPP
                      "Zero-Delay Combinational Logic Simulator"
       Project #4 :
                      Joseph D. Tran
       Student
                      ECE 299 - C++ for electrical engineers
       Class
                      Dr. Chandra
       Instructor
                      Dec 1, 1993
       Date due :
This logic simulator reads a combinational logic description file
   (LDF), lists the circuit in ascending gate number, and generates the
   truth table for user-selected outputs. It has the following features:
      The number of primary inputs is limited to 26
       (single character, usu. A to Z).
      The number of user-selected outputs is limited to 26.
   2.
      Fan-in for each gate is 8.
   3.
      The following gate types are supported by LCSIM.CPP:
   4.
          { NOT, AND, OR, XOR, NAND, NOR, XNOR }
      The gate count in each circuit is limited to 50.
   5.
      Each line of the LDF should have the following format:
   6.
       <GATE NUMBER> <NAME> <TYPE> <INP1> [<INP2> ... <INP8>] \( \)n
      The gate numbers should be contiguous, beginning with/1.
   7.
      The simulator is invoked with command line argument($\sigma$):
       a) Output to the screen
         Usage: lcsim <filename.in>
       b) Output to a disk file
         Usage: lcsim <filename.in> <filename.out>
       Note that the circuit listing is performed on the screen regardless
   of screen/disk operation, thus enabling the user to pick the outputs to
   be monitored.
#include <iostream.h>
#include <fstream.h>
#include <string.h>
#include <ctype.h>
#include <stdlib.h>
#include <comio.h>
#include <math.h>
// Declaration of constants
                                      // max # of gates in a circuit
const int MAXGATES = 50;
                                      // max # of prime inputs or outputs
const int MAXPIO
                 = 26;
                                      // max length for gate names
const int MAXNAME = 12;
                                      // max length for gate types
const int MAXTYPE =
                                      // fan-in for each gate
const int MAXINP
                    8;
const int TRUE
                     1:
const int FALSE
                    0;
int cmpblock(const void *xptr, const void *yptr);
// Basic gate information
struct lgate {
  int block;
  char name[MAXNAME];
  char type[MAXTYPE];
  int ninp;
  int inp[MAXINP];
```




MS-DOS Editor <F1=Help> Press ALT to activate menus Welcome to the Zero-delay Logic Simulator:


N 00001:025

		-	
1	XOR1	XOR	а В
2	SUM	XOR	1 C
3	AND2	AND	A C
4	AND1	AND	ΑВ
5	AND3	AND	вс
6	CARRY	OR	3 4 5

Truth Table for the Selected Outputs

A	В	С	SUM	CARRY
0 .	Q	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	.0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1






Welcome to the Zero-delay Logic Simulator:

rcuit	Listing

1	SUM	XOR	ABC
2	NAND2	NAND	ΑC
3	NAND1	NAND	ΑВ
4	NAND3	NAND	вс
5	CARRV	NAND	3 4 2


## Truth Table for the Selected Outputs

A	В	С	SUM	CARRY
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
_ 1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



rcuit Listing						
1 XNOR1 2 XNOR2 3 AC=BD	XNOR XNOR AND	A B C D 1 2				
Truth Table for	the Se	lected C	outputs			
A B	С	D	AC=BD			
0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 1 0	0 0 1 1 0 0 1 1 0 0 1 1 0	0 1 0 1 0 1 0 1 0 1 0 1	1 0 0 1 0 0 0 0 0 0 0 0 0			

	File	Edit	Search	Options					Help
					MUX	TO1.IN —			
1.0		YO	AND	С	1	2			1
1 -		<b>y</b> 1	and	d	1	р	_		
5		у2	and	е	2	а			
6		у3	and	a	b	f			
1		nota	not	а					
7		notb	тои	В			_		
7		MUX	OR	3	4	5	6		
İ									
									<del>200</del>
								,	**
Ì									
			•						
								*********************	
-								, and the second second	→
M	S-Dos	Editor	c <f1=he< td=""><td>elp&gt; Press</td><td>ALT to</td><td>o activate</td><td>e menus</td><td></td><td>N 00007:020</td></f1=he<>	elp> Press	ALT to	o activate	e menus		N 00007:020



-	•	rcuit	Listing
		10410	

	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~					
1	NOTA	TON	Α			
2	NOTB	TON	В			
3	YO	AND	C	1	2	
4	Y1	AND	D	1	В	
5	Y2	AND	$\mathbf{E}$	2	A	
6	<b>У</b> З	AND	A	В	F	
7	XIIM	OR	3	4	5	6

Truth	Table	for the	Selected	Outputs		
A	В	С	D	E	F	MUX
0	0	0	0	0	0	0
0	0	0	0	0	1	0
0	0	0	0	1	Q	0
0	0	0	0	1	1	0
0	0	0	1	0	0	0
0	0	0	1	0	1	0
0	0	0	1	1	0	0 0
0	0	0	1	1	1 0	1
0	0	1	0	0 0	1	1
0	0	1	0	1	0	1
0	0	1	0 0	1	1	1
0	0	1 1	1	0	Ō	1
	0 0	1	1	ŏ	ĺ	1
0	0	1	1	ĺ	ō	1
0	0	1	ī	1	1	1
Ö	í	Ō.	ō	0	0	0
0	ī	ō	0	0	1	0
Ö	ī	0	0	1	0	0
0	1	0	-0	1	1	0
0.	1	0	1	0	0	1
0	1	0	1	0	1	1
0	1	0	1	1	0	1
0	1	0	1	1	1	1
0	1	1	0	0	0 1	0 0
0	1	1	0	0	D T	0
0	1	1	0	1 1	1	0
0	1	1 1	0 1	0	0	1
0	1	1	1	o	1	1
0	1 1	1	1	í	Ō	1
0	1	1	1	ī	ī	1
0 1	0	Ō	ō	ō	0	0
_	_		Ö	0	1	0
1	n	0 0 0	0		0	1
1	ő	ō	0	1	1	1
1 1 1	ō	0	1	0	0	0
3	0 0 0 0 0 0	0 0 0 0 1 1	0 0 1 1 1 1 0 0	1 0 0 1 1 0 0	0 1 0 1 0 1 0	1 0 0 1 1 0 0
	0	0	1	1	0	1
1 1 1 1	0	0	1	1	1	1
1	0	1	0	0	0	0
1	0	1	O	0	1	0
1	0	1	0	1	0	1

1 1 1 1 1 1 1 1	0 0 0 0 0 1 1 1 1 1 1	1 1 1 1 0 0 0 0 0 0	0 1 1 1 1 0 0 0 0 1 1 1	1 0 0 1 1 0 0 1 1 0 0	1 0 1 0 1 0 1 0 1	1 0 0 1 0 1 0 1 0	
1	1	0	1		0 1	0 1	
1 1	1	1	0	0	0	0	
1 1	1 1	1 1	0 0	0 1	0	0	
1	1	1	0 1	1 0	1 0	1 0	
1	1 1	1	1	0	1	1	
1 1	1 1	1 1	1 1	1 1	0 1	0 1 \	