

DE1-SoC FPGA Board: Peripheral Buttons

By: Adam Narten; Winter 2018

Tools

Quartus Prime 17.0

Eclipse for DS-5 v.5.25.0


Introduction


These notes will show how to setup and configure the on board buttons, as well as provide a sample task that shows button reactions on the red LEDs.

Hardware Procedure

The following images show the minimum required components in the Qsys system as well as the required settings.

1. Clock
 - Use the default clock source created by the New Project Wizard
2. HPS System
 - Note this is the same as the tutorial setup done in the ECE 492 Labs.





The screenshot shows the 'I2C Controllers' configuration window. It contains several rows of settings for I2C0, I2C1, I2C2, and I2C3. Each row has a 'pin' dropdown and a 'mode' dropdown. I2C0 and I2C1 are configured with 'HPS I/O Set 0' and 'I2C' mode. I2C2 and I2C3 are set to 'Unused' and 'N/A' respectively. Below the I2C section are expandable sections for 'CAN Controllers' and 'Trace Port Interface Unit'.

Controller	Pin	Mode
I2C0	HPS I/O Set 0	I2C
I2C1	HPS I/O Set 0	I2C
I2C2	Unused	N/A
I2C3	Unused	N/A



In the Peripheral Mux Table click on the GPIO09, GPIO35, GPIO40, GPIO48, GPIO53, GPIO54 and GPIO61 pins to appropriately map them manually. .


Under the HPS Clocks tab leave the Input Clocks tab as the default.
The output clocks are as follows:

The screenshot shows the 'HPS Clocks' configuration window for the 'Arria V/Cyclone V Hard Processor System'. The 'Input Clocks' tab is selected. The 'Clock Sources' section is expanded, showing 'Main PLL Output Clocks - Desired Frequencies'. The frequencies are set as follows:

Clock Source	Frequency (MHz)
Default MPU clock frequency	925.0
MPU clock frequency	800.0
L3 MP clock frequency	200.0
L3 SP clock frequency	100.0
Debug AT clock frequency	25.0
Debug clock frequency	12.5
Debug trace clock frequency	25.0
L4 MP clock frequency	100.0
L4 SP clock frequency	100.0
Configuration/HPS-to-FPGA user 0 clock frequency	100.0


Below this section are expandable sections for 'Peripheral PLL Output Clocks - Desired Frequencies' and 'HPS-to-FPGA User Clocks'. At the bottom, there is an 'Info' bar showing 'hps_0: HPS Main PLL counter settings: n = 0 m = 63' and 'Cancel' and 'Finish' buttons.






Under Board Settings -> Setup and Hold Derating and Channel Signal Integrity, leave Altera's default settings checked.

The remaining configuration is as follows:



3. PIO (Parallel I/O) for red LEDs
Set the width to 10 and the direction to output. Leave all other settings as default.
4. PIO (Parallel I/O) for buttons
Set the width to 4 and the direction to input. Leave all other settings as default.
5. PIO (Parallel I/O) for switches
Set the width to 10 and the direction to input. Leave all other settings as default.
6. System ID Peripheral
Use the default configuration

Once these components are added, connect them according to the following image:

Use	Connections	Name	Description	Export	Clock	Base	End
<input checked="" type="checkbox"/>		clk_0	Clock Source				
		clk_in	Clock Input	clk	<i>exported</i>		
		clk_in_reset	Reset Input	reset			
		clk	Clock Output	<i>Double-click to export</i>	clk_0		
		clk_reset	Reset Output	<i>Double-click to export</i>			
<input checked="" type="checkbox"/>		hps_0	Arria V/Cyclone V Hard Processor System				
		memory	Conduit	memory			
		hps_io	Conduit	hps_io			
		h2f_reset	Reset Output	<i>Double-click to export</i>			
		h2f_lw_axi_clock	Clock Input	<i>Double-click to export</i>	clk_0		
		h2f_lw_axi_master	AXI Master	<i>Double-click to export</i>	[h2f_lw_axi...		
<input checked="" type="checkbox"/>		red_leds	PIO (Parallel I/O)				
		clk	Clock Input	<i>Double-click to export</i>	clk_0		
		reset	Reset Input	<i>Double-click to export</i>	[clk]		
		s1	Avalon Memory Mapped Slave	<i>Double-click to export</i>	[clk]	0x0	0xf
		external_connection	Conduit	red_leds_external_connection			
<input checked="" type="checkbox"/>		sysid_qsys_0	System ID Peripheral				
		clk	Clock Input	<i>Double-click to export</i>	clk_0		
		reset	Reset Input	<i>Double-click to export</i>	[clk]		
		control_slave	Avalon Memory Mapped Slave	<i>Double-click to export</i>	[clk]	0x100	0x107
<input checked="" type="checkbox"/>		buttons	PIO (Parallel I/O)				
		clk	Clock Input	<i>Double-click to export</i>	clk_0		
		reset	Reset Input	<i>Double-click to export</i>	[clk]		
		s1	Avalon Memory Mapped Slave	<i>Double-click to export</i>	[clk]	0x200	0x20f
		external_connection	Conduit	buttons_external_connection			
<input checked="" type="checkbox"/>		switches	PIO (Parallel I/O)				
		clk	Clock Input	<i>Double-click to export</i>	clk_0		
		reset	Reset Input	<i>Double-click to export</i>	[clk]		
		s1	Avalon Memory Mapped Slave	<i>Double-click to export</i>	[clk]	0x300	0x30f
		external_connection	Conduit	switches_external_connection			

Note, the base addresses for the red leds and buttons are set at 0x000 and 0x200, respectively. You may change these to suit your design as long as they are updated in the button.h file (discussed later). The system ID peripheral and switches base addresses are 0x100 and 0x300; these may also be changed as needed.

Next, ensure your toplevel VHDL file in Quartus is connected as follows. A template is provided in buttons.vhd for reference.

A. Declare these pins in the entity (in addition to all of the hps signals):

```
-- FPGA side pins
    LEDR                                : out std_logic_vector(9 downto 0);
-- Button / Key Pins
    KEY_N                               : in std_logic_vector(3 downto 0);
-- Switches
    SW                                  : in std_logic_vector(9 downto 0)
```

B. Add these ports in the architecture's component declaration

```
buttons_external_connection_export : in  std_logic_vector(3 downto 0) := (others => 'X'); -- export
red_leds_external_connection_export : out std_logic_vector(9 downto 0);           -- export
switches_external_connection_export : in  std_logic_vector(9 downto 0) := (others => 'X') -- export
```

C. Port map the pins to the ports in the instantiation:

```
reset_reset_n          => SW(9),
buttons_external_connection_export => KEY_N,
red_leds_external_connection_export => LEDR,
switches_external_connection_export => SW
```

Note, the reset signal is now 'connected' to switch 9. This means that in order for the board to function properly, the reset signal must be asserted high upon flashing the board by physically turning the switch "on". With this implementation, switch 9 cannot be used for any other purpose and must be left in the "on" position to function properly; turning it "off" results in a reset of the board which requires reflashing.

Ensure that the .qip and .tcl scripts have also been added to the project before compiling. Also be sure to run the appropriate .tcl scripts beforehand. Then you may compile the design.

A zipped archive of a template project is included with this report for your reference.

Software Procedure

To ensure the software can properly communicate with the hardware, specify the base addresses in the button.h file, specifically for the red LEDs and buttons.

Since the buttons are active low, 0xf is constantly being written to the LEDs turning them on.

Thus once a button is pressed, the value changes and can be handled accordingly.

To handle the button presses, a driver file button.c (button.h) has been provided to give an example. It is recommended that calls to key_pressed() are done in a loop to ensure quick response time. Alternatively, interrupts could be implemented by the end user to provide more reliable response time. An example is shown in the attached app.c file. The end user can add any additional functionality to handle button presses in the appropriately commented places in the app.c task. Also note, certain time delays have been added in button.c to allow for button debounce time. These times can be modified to satisfy user preference.

References

[1] University of Toronto. *Digital Embedded Systems Lab: Push Buttons*. [Online].

Available: http://www-ug.eecg.utoronto.ca/desl/nios_devices_SoC/dev_pushbuttons.html

Attached Files

app.c: Provides an example main.c and AppTask to detect button presses.

button.c: Provides button driver functions for reading button behavior.

button.h: Header file for the button driver functions.

buttons.qar: Archived Quartus/Qsys project example to implement peripheral buttons.

pin_assignment_DE1_SoC.tcl: Pin Assignments tcl script provided by Terasic