De1-SoC Board Peripheral Buttons


Introduction


These notes will show how to setup and configure the on board buttons, as well as provide a sample task that shows button reactions on the red LEDS.

Hardware Procedure

The following images show the minimum required components in the Qsys system as well as the required settings.


- 1. Clock
- Use the default clock source created by the New Project Wizard 2. HPS System & Arria V/Cyclone V Hard Processor System - hps_0 - Note this is the Arria V/Cyclone V Hard Processor System same as the Documentation Block Diagram tutorial setup done FPGA Interfaces Peripheral Pins HPS Clocks SDRAM Show signals in the ECE 492 hps_0 Enable MPU standby and event signals Labs. Enable general purpose signals hps_io memory Enable Debug APB interface h2f_lw_axi_clock h2f_reset h2f_lw_axi_master Enable FPGA Cross Trigger Interface altera_hps Enable FPGA Trace Port Interface Unit Enable FPGA Trace Port Alternate FPGA Interface Enable boot from fpga signals Enable HLGPI Interface AXI Bridges Arria V/Cyclone V Hard Processor System - hps_0 × FPGA-to-HPS interface width: HPS-to-FPGA interface width: Unused → Arria V/Cyclone V Hard Processor System Lightweight HPS-to-FPGA interface width: 32-bit Documentation altera_hps ▼ FPGA-to-HPS SDRAM Interface ▼ Block Diagram Click the '+' and '-' buttons to add and remove FPGA-to-HPS SDRAM ports Enable HPS-to-FPGA cold reset output Show signals Type Enable HPS warm reset handshake signals Enable FPGA-to-HPS debug reset request Enable FPGA-to-HPS warm reset request hps io h2f_lw_axi_clock Enable FPGA-to-HPS cold reset request + DMA Peripheral Request Peripheral Request ID Enabled Cancel Finish 3 Enable FPGA-to-HPS Interrupts HPS-to-FPGA ▼ EMAC ptp interface Enable EMACO Precision Time Protocol (PTP) FPGA Interface Enable EMAC1 Precision Time Protocol (PTP) FPGA Interface Info: hps_0: HPS Main PLL counter settings: n = 0 m = 63 Cancel Finish








In the Peripheral Mux Table click on the GPIO09, GPIO35, GPIO40, GPIO48, GPIO53, GPIO54 and GPIO61 pins to appropriately map them manually.

Under the HPS Clocks tab leave the Input Clocks tab as the default. The output clocks are as follows:











Under Board Settings -> Setup and Hold Derating and Channel Signal Integrity, leave Altera's default settings checked.

The remaining configuration is as follows:



- PIO (Parallel I/O) for red LEDs
 Set the width to 10 and the direction to output. Leave all other settings as default.
- 4. PIO (Parallel I/O) for buttons
 Set the width to 4 and the direction to input. Leave all other settings as default.
- System ID Peripheral Use the default configuration

Once these components are added, connect them according to the following image:



Note, the base addresses for the red leds and buttons are set at 0x000 and 0x200, respectively. The system ID peripheral base address is 0x100. You may change these to suit your design as long as they are updated in the app.c file (discussed later).

Next, ensure your toplevel VHDL file in Quartus is connected as follows. A template is provided in buttons.vhd for reference.

A. Declare these pins in the entity (in addition to all of the hps signals):

-- FPGA side pins

LEDR : out std_logic_vector(9 downto 0);

-- Button / Key Pins

KEY_N : in std_logic_vector(3 downto 0)

B. Add these ports in the architecture's component declaration buttons_external_connection_export: in std_logic_vector(3 downto 0):= (others => 'X'); -- export red_leds_external_connection_export: out std_logic_vector(9 downto 0) -- export

C. Port map the pins to the ports in the instantiation: buttons_external_connection_export => KEY_N, red_leds_external_connection_export => LEDR

Note, the reset signal is by default connected to KEY_0, and is also connected via port map of reset reset n => KEY N(0),

This current implementation does not allow for use of 1 of the buttons since a reset signal needs to be connected within the FPGA. This is to be updated once a suitable alternative is found.

Ensure that the .qip and .tcl scripts have also been added to the project before compiling. Also be sure to run the appropriate .tcl scripts beforehand. Then you may compile the design.

A zipped archive of a template project is included with this report for your reference.

Software Procedure

To ensure the software can properly communicate with the hardware, specify the base addresses in the app.c file, specifically for the red LEDs and buttons. These address locations can be read/written from/to as follows

long ButtonsPressed = alt read word(BUTTONS BASE);

alt_write_word(LEDR_BASE, ButtonsPressed);

An example is shown in the attached app.c file.

Since the buttons are active low, 0xf is constantly being written to the LEDs turning them on. Thus once a button is pressed, the value changes and can be handled accordingly. The provided if block provides a skeleton outline for handling different key presses. This skeleton would only handle one button press at a time and could be expanded to handle more cases to handle multiple button presses simultaneously.

References

[1] University of Toronto. *Digital Embedded Systems Lab: Push Buttons*. [Online]. Available: http://www-ug.eecg.utoronto.ca/desl/nios_devices_SoC/dev_pushbuttons.html

Attached Files

app.c: Provides an example main.c and AppTask to detect button presses.

Buttons.gar: Archived Quartus/Qsys project example to implement peripheral buttons.