Lab report Digital Design (EDA322)

Group 9, Tuesday AM

Dennis Bennhage

Hampus Lidin

 $March\ 10,\ 2015$

Contents

1	Intr	roduction	1
2	Method		1
	2.1	Arithmetic and Logic Unit (ALU)	1
	2.2	Top-level Design	3
	2.3	Controller	3
	2.4	Processor's Testbench	5
	2.5	ChAcc on Nexys 3 board (Optional)	6
	2.6	Performance, Area and Power Analysis (Optional)	6
3	Ana	alysis	6
\mathbf{A}	Figures		7

1 Introduction

(max: 1 page)

This part will introduce the reader to the report.

At the beginning, describe what the purpose of this lab report is. Then describe briefly what each section discusses and finally summarise the most important conclusions.

2 Method

The processor was designed in VHDL-code, using software QuestaSim (ModelSim) for simulation and XillinxISE for synthesizing.

2.1 Arithmetic and Logic Unit (ALU)

The ALU can take two 8-bit unsigned data words, and perform either of the following operations: addition, subtraction, bitwise NAND or bitwise NOT. It also has four indicators: Carry, isOutZero, Eq and NotEq. The Carry-bit sets to 1 when an overflow occurs (note that this indicator is only valid when performing addition). The other indicators are self-explanatory. When choosing what operation to perform on the inputs, you set the two-bit operation signal to one of the codes specified in Table 1.

We started out with implementing the data flow architecture for a full adder. A full adder takes three bits of input, where two of them are the numbers being added and the third one is a carry-in, as shown in Figure 1a. If at least 2 of the inputs are set to 1, a carry-out will be set. The sum output is the remainder of the addition of the three inputs. With this implementation, we were able to construct a ripple carry adder, using 8 full adders. The ripple carry adder could then be used for addition and subtraction in the final ALU-component. The reader can find the block diagram for the ripple carry adder in Figure 5 in Appendix A.

We had to implement additional circuitry for handling the subtraction of the

Operation	Operation
00	Addition
01	Subtraction
10	Bitwise NAND
11	Bitwise NOT

Table 1: The operation codes for choosing an ALU-operation.

two inputs. For that we first defined an internal signal SUB, that entirely depends on the first bit of the operation signal. We also defined an 8-bit internal signal, that depends on the exclusive or between the second ALU-input and the SUB-signal. In that way, when the SUB-signal is set, the XOR-gate behaves like an inverter. With the inverted input and the SUB-signal going directly to the carry-in of the first full adder, we have the 2 compliment of the second input, which is just what is needed for the subtraction to work (see Figure 6 in Appendix A for the block diagram).

Finally, we needed to implement the data flow for a 4-1 *multiplexer*, whose purpose is to select the correct operation for the ALU-output. We did this in VHDL-code by matching the operation signal to it's corresponding operation, and then sending the signal to the output.




Figure 1: Figure 1a shows the data flow implementation of a full adder, and Figure 1b shows the alternative structural design using a half adder.

2.2 Top-level Design

The top-level design consists of a number of components, such as registers, memory units, ALU's and multiplexers. What we did was to design these components and then in the end, we connected them with each other in the data path.

The register is implemented using a D-flip-flop and a 2-to-1 multiplexer. The WE is the select signal for the multiplexer and it chooses what should be stored in the flip-flop, which is either the already stored data or the input data (DATA_IN). The register is implemented generically so that words of any size can be stored. The memory unit consists of an arbitrary number of registers, also using generic implementation. In the following picture, we can see what happens when we read and write data to a memory unit:



The memory is initially stored with the value '0' (or "000000000000" in binary) in address '0'. WE is also low, which means writing is disabled. When WE becomes active, the word "110011001100" is stored at the next rising edge of the clock (CLK) signal.

The bus is implemented using a 4-to-1-multiplexer rather than using tri-state buffers. In this way, no signals can overload, but there may be multiple select signals active. For this we have the error signal (ERR), that activates when at least two select signals are active. The select signal for the multiplexer and the ERR-signal are implemented using data flow, where minimizations of the boolean expressions have been made (see Figure 2).

2.3 Controller

We divided the controller into three processes; the state combinatorial, state register and the output combinatorial. In the state combinatorial we took the boolean expression for each state and minimized it through Karnaugh diagrams. The finite state machine is implemented in mealy state style so the states are dependent on both the current state and the opcode. State




Figure 2: The minimized gate logic for the select signals of the bus multiplexer.




Figure 3: The Final State Machine of the processor's controller.

register has an asynchronous reset which restores the machine state to fetch (FE). The register is controlled by the *master load enable* signal. The output combinatorial handles all the control signals. It is minimized in the same manner as the finite state machine.




Figure 4: Waveform of controller executing some instructions.

In figure 4 we have included a few waveforms showing the processor adding something from the memory to the accumulator and then comparing it to another memory cell. It then jumps depending on the result of the comparison. From the state we're in the accumulator holds the value 5. The instruction to be executed is ADX ACC, DM[DM[4]] which is an indirect addition. The data in the memory location is 255, so when the ALU performs the addition the accumulator stores the value 4 and we get an overflow. The next instruction, $CMP\ ACC,\ DM[8]$, compares the value in the accumulator with the value in the memory location. In this case they are both 4 so the EQ signal is set to 1 and NEQ is set to 0. When we go to the next instruction, which is JNE 255, we will not jump because NEQ is set to 0.

2.4 Processor's Testbench

In the testbench we used behavioral VHDL to test our code. We used a reading function to read files which contained expected outputs for each segmented display. In the architecture we divided all the testing of the displays into separate processes. In each process we assert that when a value changes in the display it is equal to the expected output in the read file. If the assertion fails, the test exits immediately with an error message. Inputs were generated by initiating the memory units with the provided memory files. Then in the test code we added a clock process so that the program could execute.

When we ran the testbench, we saw that we didn't get the expected output. We compared with the *code_to_test*-file to see where it went wrong. We found out that in the data path, there were some internal signals that weren't con-

nected to the right modules, leading to unwanted behaviour. This ultimately solved the problem and the testbench completed successfully.

2.5 ChAcc on Nexys 3 board (Optional)

```
(max: 2 pages)
```

Describe how you verified the correctness of your FPGA implementation. Note that the code that is executed on the implementation is the same code used for testing in Lab 5. You should compare sequences of values on various signals observed on the seven-segment displays to values seen in Modelsim simulation of the design. Please include in the report the sequence of program counter (PC) and display register values you observed during a successful execution on the FPGA.

2.6 Performance, Area and Power Analysis (Optional)

```
(max: 2 pages)
```

To be announced in the Lab7PM.

3 Analysis

```
(max: 1 page)
```

Summarize your results after performing all the labs (2, 3, 4 and 5).

Mention and discuss interesting findings and observations, as well as difficulties in completing some of the tasks of the four last labs.

After looking at your results, draw conclusions and describe briefly the learning outcome, that is what have you learnt by performing these labs?

A Figures




Figure 5: A structural implementation of an 8-bit ripple carry adder using eight full adders.




Figure 6: Additional circuitry that is needed in order for the subtraction operation to work.