# **OpenSTA**

### **Table of Contents**

Command Line Arguments	1
Command Line ArgumentsExample Command Scripts	1
Timing Analysis using SDF Timing Analysis with Multiple Process Corners	2
Timing Analysis with Multiple Process Corners	2
Power Analysis	2
TCL Interpreter	3
Debugging Timing	4
No paths found	4
No path reported an endpoint	5
Commands	6
Filter Expressions	77
Variables	78

### **Command Line Arguments**

The command line arguments for sta are shown below.

When OpenSTA starts up, commands are first read from the user initialization file ~/.sta if it exists. If a TCL command file  $cmd\_file$  is specified on the command line, commands are read from the file and executed before entering an interactive TCL command interpreter. If -exit is specified the application exits after reading  $cmd\_file$ . Use the TCL exit command to exit the application. The -threads option specifies how many parallel threads to use. Use -threads max to use one thread per processor.

## **Example Command Scripts**

To read a design into OpenSTA use the read\_liberty command to read Liberty library files. Next, read hierarchical structural Verilog files with the read\_verilog command. The link\_design command links the Verilog to the Liberty timing cells. Any number of Liberty and Verilog files can be read before linking the design.

Delays used for timing analysis are calculated using the Liberty timing models. If no parasitics are read only the pin capacitances of the timing models are used in delay calculation. Use the read\_spef command to read parasitics from an extractor, or read\_sdf to use delays calculated by an external delay calculator.

Timing constraints can be entered as TCL commands or read using the read\_sdc command.

The units used by OpenSTA for all command arguments and reports are taken from the first Liberty file that is read. Use the set\_cmd\_units command to override the default units.

### **Timing Analysis using SDF**

A sample command file that reads a library and a Verilog netlist and reports timing checks is shown below.

```
read_liberty example1_slow.lib
read_verilog example1.v
link_design top
read_sdf example1.sdf
create_clock -name clk -period 10 {clk1 clk2 clk3}
set_input_delay -clock clk 0 {in1 in2}
report_checks
```

This example can be found in examples/sdf\_delays.tcl.

#### **Timing Analysis with Multiple Process Corners**

An example command script using three process corners and +/-10% min/max derating is shown below.

```
define_corners wc typ bc
read_liberty -corner wc example1_slow.lib
read_liberty -corner typ example1_typ.lib
read_liberty -corner bc example1_fast.lib
read_verilog example1.v
link_design top
set_timing_derate -early 0.9
set_timing_derate -late 1.1
create_clock -name clk -period 10 {clk1 clk2 clk3}
set_input_delay -clock clk 0 {in1 in2}
report_checks -path_delay min_max
report_checks -corner typ
```

This example can be found in examples/spef\_parasitics.tcl. Other examples can be found in the examples directory.

#### **Power Analysis**

OpenSTA also supports static power analysis with the report\_power command. Probabalistic switching activities are propagated from the input ports to determine switching activities for internal pins.

```
read_liberty sky130hd_tt.lib
read_verilog gcd_sky130hd.v
link_design gcd
read_sdc gcd_sky130hd.sdc
read_spef gcd_sky130hd.spef
set_power_activity -input -activity 0.1
set_power_activity -input_port reset -activity 0
report_power
```

In this example the activity for all inputs is set to 0.1, and then the activity for the reset signal is set to zero because it does not switch during steady state operation.

Group	Internal Power	Switching Power	Leakage Power	Total Power	(Watts)
Sequential Combinational Clock Macro Pad	3.27e-04 2.34e-04 4.68e-05 0.00e+00 0.00e+00	7.87e-05 3.10e-04 1.20e-04 0.00e+00 0.00e+00	2.96e-10 6.95e-10 2.30e-11 0.00e+00 0.00e+00	4.06e-04 5.43e-04 1.67e-04 0.00e+00 0.00e+00	36.4% 48.7% 15.0% 0.0% 0.0%
Total	6.07e-04 54.4%	5.09e-04 45.6%	1.01e-09 0.0%	1.12e-03	100.0%

This example can be found in examples/power.tcl.

Gate level simulation results can be used to get a more accurate power estimate. For example, the Icarus verilog simulator can be used to run the test bench examples/gcd\_tb.v for the gcd design in the previous example.

```
iverilog -o gcd_tb gcd_tb.v
vvp gcd_tb
```

The test bench writes the VCD (Value Change Data) file gcd\_sky130hd.vcd which can then be read with the read\_power\_activities command.

```
read_liberty sky130hd_tt.lib
read_verilog gcd_sky130hd.v
link_design gcd
read_sdc gcd_sky130hd.sdc
read_spef gcd_sky130hd.spef
read_power_activities -scope gcd_tb/gcd1 -vcd gcd_sky130hd.vcd
report_power
```

This example can be found in examples/power\_vcd.tcl.

Note that in this simple example design simulation based activities does not significantly change the results.

# **TCL Interpreter**

Keyword arguments to commands may be abbreviated. For example,

```
report_checks -unique
```

is equivalent to the following command.

```
report_checks -unique_paths_to_endpoint
```

The help command lists matching commands and their arguments.

```
> help report*
report_annotated_check [-setup] [-hold] [-recovery] [-removal] [-nochange]
        [-width] [-period] [-max_skew] [-max_lines liness] [-list_annotated]
```

```
[-list_not_annotated] [-constant_arcs]
report_annotated_delay [-cell] [-net] [-from_in_ports] [-to_out_ports]
   [-max_lines liness] [-list_annotated] [-list_not_annotated] [-constant_arcs]
report_arrival pin
report_check_types [-violators] [-verbose] [-corner corner]
   [-format slack_only|end] [-max_delay] [-min_delay] [-recovery] [-removal]
   [-clock_qating_setup] [-clock_gating_hold] [-max_slew] [-min_slew]
   [-max_fanout] [-min_fanout] [-max_capacitance] [-min_capacitance
   [-min_pulse_width] [-min_period] [-max_skew] [-net net] [-digits digits
   [-no_line_splits] [> filename] [>> filename]
report_checks [-from from_list|-rise_from from_list|-fall_from from_list]
   [-through through_list|-rise_through through_list|-fall_through
through_list]
   [-to to_list|-rise_to to_list|-fall_to to_list] [-unconstrained]
   [-path_delay min|min_rise|min_fall|max|max_rise|max_fall|min_max]
   [-corner corner] [-group_count path_count] [-endpoint_count path_count]
   [-unique_paths_to_endpoint] [-slack_max slack_max] [-slack_min slack_min]
   [-sort_by_slack] [-path_group group_name]
   [-format full|full_clock|full_clock_expanded|short|end|summary]
```

Many reporting commands support redirection of the output to a file much like a Unix shell.

```
report_checks -to out1 > path.log
report_checks -to out2 >> path.log
```

### **Debugging Timing**

Here are some guidelines for debugging your design if static timing does not report any paths, or does not report the expected paths.

Debugging timing problems generally involves using the following commands to follow the propagation of arrival times from a known arrival downstream to understand why the arrival times are not propagating:

```
report_edges
report_arrivals
report net
```

report\_edges -from can be used to walk forward and report\_edges -to to walk backward in the netlist/timing graph. report\_arrivals shows the min/max rise/fall arrival times with respect to each clock that has a path to the pin. report\_net shows connections to a net across hierarchy levels.

### No paths found

The report\_checks command only reports paths that are constrained by timing checks or SDC commands such as set\_output\_delay. If the design has only combinational logic (no registers or latches), there are no timing checks, so no paths are reported. Use the -unconstrained option to report\_checks to see unconstrained paths.

```
% report_checks -unconstrained
```

If the design is sequential (has registers or latches) and no paths are reported, it is likely that there is a problem with the clock propagation. Check the timing at an register in the design with the report\_arrivals command.

```
% report_arrivals r1/CP
  (clk ^) r 0.00:0.00 f INF:-INF
  (clk v) r INF:-INF f 5.00:5.00
```

In this example the rising edge of the clock "clk" causes the rising arrival min:max time at 0.00, and the falling edge arrives at 5.00. Since the rising edge of the clock causes the rising edge of the register clock pin, the clock path is positive unate.

The clock path should be positive or negative unate. Something is probably wrong with the clock network if it is non-unate. A non-unate clock path will report arrivals similar to the foillowing:

```
% report_arrivals r1/CP
(clk ^) r 0.00:0.00 f 0.00:0.00
(clk v) r 5.00:5.00 f 5.00:5.00
```

Notice that each clock edge causes both rise and fall arrivals at the register clock pin.

If there are no paths to the register clock pin, nothing is printed. Use the report\_edges -to command to find the gate driving the clock pin.

```
% report_edges -to r1/CP
i1/ZN -> CP wire
  ^ -> ^ 0.00:0.00
  v -> v 0.00:0.00
```

This shows that the gate/pin i1/ZN is driving the clock pin. The report\_edges -to commond can be used to walk backward or forward through the netlist one gate/net at a time. By checking the arrivals with the report\_arrival command you can determine where the path is broken.

#### No path reported an endpoint

In order for a timing check to be reported, there must be an arrival time at the data pin (the constrained pin) as well as the timing check clock pin. If report\_checks -to a register input does not report any paths, check that the input is constrained by a timing check with report edges -to.

```
% report_edges -to r1/D
CP -> D hold
    ^ -> ^ -0.04:-0.04
    ^ -> v -0.03:-0.03
CP -> D setup
    ^ -> ^ 0.09:0.0
    ^ -> v 0.08:0.08
in1 -> D wire
    ^ -> ^ 0.00:0.00
v -> v 0.00:0.00
```

This reports the setup and hold checks for the D pin of r1.

Next, check the arrival times at the D and CP pins of the register with report\_arrivals.

```
% report_arrivals r1/D
  (clk1 ^) r 1.00:1.00 f 1.00:1.00
% report_arrivals r1/CP
  (clk1 ^) r 0.00:0.00 f INF:-INF
  (clk1 v) r INF:-INF f 5.00:5.00
```

If there are no arrivals on an input port of the design, use the set\_input\_delay command to specify the arrival times on the port.

### **Commands**

#### all\_clocks

The all\_clocks command returns a list of all clocks that have been defined.

all_inputs	[-no_clocks]
-no_clocks	Exclude inputs defined as clock sources.

The all\_inputs command returns a list of all input and bidirect ports of the current design.

#### all\_outputs

The all\_outputs command returns a list of all output and bidirect ports of the design.

all_registers	<pre>[-clock clock_names] [-cells   -data_pins   -clock_pins   -async_pins   -output_pins] [-level_sensitive] [-edge_triggered]</pre>
-clock clock_names	A list of clock names. Only registers clocked by these clocks are returned.
-cells	Return a list of register instances.
-data_pins	Return the register data pins.
-clock_pins	Return the register clock pins.
-async_pins	Return the register set/clear pins.
-output_pins	Return the register output pins.
-level_sensitive	Return level-sensitive latches.
-edge_triggered	Return edge-triggered registers.

The all\_registers command returns a list of register instances or register pins in the design. Options allow the list of registers to be restricted in various ways. The -clock keyword restrcts the registers to those that are

clocked by a set of clocks. The -cells option returns the list of registers or latches (the default). The --data\_pins, -clock\_pins, -async\_pins and -output\_pins options cause all\_registers to return a list of register pins rather than instances.

check_setup	[-verbose]
	[-unconstrained_endpoints]
	[-multiple_clock]
	[-no_clock]
	[-no_input_delay]
	[-loops]
	[-generated_clocks]
	[> filename]
	[>> filename]
-verbose	Show offending objects rather than just error counts.
-unconstrained_endpoints	Check path endpoints for timing constraints (timing check or set_output_delay).
-multiple_clock	Check register/latch clock pins for multiple clocks.
-no_clock	Check register/latch clock pins for a clock.
-no_input_delay	Check for inputs that do not have a set_input_delay command.
-loops	Check for combinational logic loops.
-generated_clocks	Check that generated clock source pins have been defined as clocks.

The check\_setup command performs sanity checks on the design. Individual checks can be performed with the keywords. If no check keywords are specified all checks are performed. Checks that fail are reported as warnings. If no checks fail nothing is reported. The command returns 1 if there are no warnings for use in scripts.

connect_pin	net port pin
net	A net to add connections to.
port	A port to connect to <i>net</i> .
Pin	A pin to connect to <i>net</i> .

The connect\_pin command connects a port or instance pin to a net.

create\_clock -period period

[-name clock\_name]
[-waveform edge\_list]

[-add]
[pin\_list]

-period *period* The clock period.

-name *clock\_name* The name of the clock.

-waveform edge\_list A list of edge rise and fall time.

- add Add this clock to the clocks on *pin\_list*.

pin\_list A list of pins driven by the clock.

The create\_clock command defines the waveform of a clock used by the design.

If no *pin\_list* is specified the clock is *virtual*. A virtual clock can be referred to by name in input arrival and departure time commands but is not attached to any pins in the design.

If no clock name is specified the name of the first pin is used as the clock name.

If a wavform is not specified the clock rises at zero and falls at half the clock period. The waveform is a list with time the clock rises as the first element and the time it falls as the second element.

If a clock is already defined on a pin the clock is redefined using the new clock parameters. If multiple clocks drive the same pin, use the -add option to prevent the existing definition from being overwritten.

The following command creates a clock with a period of 10 time units that rises at time 0 and falls at 5 time units on the pin named clk1.

```
create_clock -period 10 clk1
```

The following command creates a clock with a period of 10 time units that is high at time zero, falls at time 2 and rises at time 8. The clock drives three pins named clk1, clk2, and clk3.

create\_clock -period 10 -waveform {8 2} -name clk {clk1 clk2 clk3}

create\_generated\_clock [-name clock\_name]

-source master\_pin

[-master\_clock master\_clock]

[-divide\_by divisor]

[-multiply\_by multiplier]
[-duty\_cycle duty\_cycle]

[-invert]

[-edges *edge\_list*]

[-edge\_shift shift\_list]

[-add] pin\_list

-name *clock\_name* The name of the generated clock.

-source master\_pin A pin or port in the fanout of the master clock that is the source of the

generated clock.

-master\_clock master\_clock Use -master\_clock to specify which source clock to use when multiple

clocks are present on *master\_pin*.

-divide\_by divisor Divide the master clock period by divisor.

-multiply\_by multiplier Multiply the master clock period by multiplier.

-duty\_cycle duty\_cycle The percent of the period that the generated clock is high (between 0 and

100).

-invert he master clock.

-edges edge\_list List of master clock edges to use in the generated clock. Edges are

numbered from 1. edge\_list must be 3 edges long.

-edge\_shift shift\_list Not supported.

- add Add this clock to the existing clocks on *pin\_list*.

pin\_list A list of pins driven by the generated clock.

The create\_generated\_clock command is used to generate a clock from an existing clock definition. It is used to model clock generation circuits such as clock dividers and phase locked loops.

The -divide\_by, -multiply\_by and -edges arguments are mutually exclusive.

The -multiply\_by option is used to generate a higher frequency clock from the source clock. The period of the generated clock is divided by multiplier. The clock multiplier must be a positive integer. If a duty cycle is specified the generated clock rises at zero and falls at period \* duty\_cycle / 100. If no duty cycle is specified the source clock edge times are divided by multiplier.

The -divide\_by option is used to generate a lower frequency clock from the source clock. The clock divisor must be a positive integer. If the clock divisor is a power of two the source clock period is multiplied by divisor, the clock rise time is the same as the source clock, and the clock fall edge is one half period later. If the clock divisor is not a power of two the source clock waveform edge times are multiplied by divisor.

The -edges option forms the generated clock waveform by selecting edges from the source clock waveform.

If the -invert option is specified the waveform derived above is inverted.

If a clock is already defined on a pin the clock is redefined using the new clock parameters. If multiple clocks drive the same pin, use the -add option to prevent the existing definition from being overwritten.

In the example show below generates a clock named gclk1 on register output pin r1/0 by dividing it by four.

```
create_clock -period 10 -waveform {1 8} clk1
create_generated_clock -name gclk1 -source clk1 -divide_by 4 r1/0
```

The generated clock has a period of 40, rises at time 1 and falls at time 21.

In the example shown below the duty cycle is used to define the derived clock waveform.

The generated clock has a period of 5, rises at time .5 and falls at time 3.

In the example shown below the first, third and fifth source clock edges are used to define the derived clock waveform.

```
create_generated_clock -name gclk1 -source clk1 -edges {1 3 5} r1/0
```

The generated clock has a period of 20, rises at time 1 and falls at time 11.

This command is parsed and ignored by timing analysis.

```
current_design [design]

current_instance [instance]
```

instance

Not supported.

define\_corners

corner1 [corner2]...

corner

The name of a delay calculation corner.

Use the define\_corners command to define the names of multiple process/temperature/voltage corners. The define\_corners command must follow set\_operating\_conditions -analysis\_type and precede any reference to the corner names and can only appear once in a command file. There is no support for re-defining corners.

For analysis type single, each corner has one delay calculation result and early/late path arrivals. For analysis type best case/worst case and on chip variation, each corner has min/max delay calculation results and early/late path arrivals.

delete\_clock

[-all] clocks

clocks

A list of clocks to remove.

delete\_from\_list

list objects

list

A list of objects.

objects

A list of objects to delete from list.

delete\_generated\_clock [-all] clocks

clocks

A list of generated clocks to remove.

delete\_instance

instance

instance

Instance to delete.

The network editing command delete\_instance removes an instance from the design.

net Net to delete.

The network editing command delete\_net removes a net from the design.

port | pin | -all

*net* The net to disconnect pins from.

port A port to connect to net.

pin A pin to connect to *net*.

-all Disconnect all pins from the net.

Disconnects a port or pin from a net. Parasitics connected to the pin are deleted.

### elapsed\_run\_time

Returns the total clock run time in seconds as a float.

find_timing_paths	[-from from_list			
	-rise_from <i>from_list</i>			
	-fall_from <i>from_list</i> ] [-through <i>through_list</i>			
	-rise_through <i>through_list</i>			
	-fall_through <i>through_list</i> ]			
	[-to to_list			
	-rise_to <i>to_list</i>			
	-fall_to <i>to_list</i> ]			
	[-unconstrained]			
	[-path_delay min min_rise min_fall			
	max max_rise max_fall			
	min_max]			
	[-group_count path_count]			
	[-endpoint_count <i>endpoint_path_count</i> ]			
	[-unique_paths_to_endpoint]			
	[-corner corner]			
	[-slack_max <i>max_slack</i> ]			
	[-slack_min <i>min_slack</i> ]			
	[-sort_by_slack]			
	[-path_group groups]			
-from <i>from_list</i>	Return paths from a list of clocks, instances, ports, register clock pins, or latch data pins.			
-rise_from <i>from_list</i>	Return paths from the rising edge of clocks, instances, ports, register clock pins, or latch data pins.			
-fall_from <i>from_list</i>	Return paths from the falling edge of clocks, instances, ports, register clock pins, or latch data pins.			
-through <i>through_list</i>	Return paths through a list of instances, pins or nets.			
-rise_through <i>through_list</i>	Return rising paths through a list of instances, pins or nets.			
-fall_through <i>through_list</i>	Return falling paths through a list of instances, pins or nets.			
-to to_list	Return paths to a list of clocks, instances, ports or pins.			
-rise_to <i>to_list</i>	Return rising paths to a list of clocks, instances, ports or pins.			
-fall_to <i>to_list</i>	Return falling paths to a list of clocks, instances, ports or pins.			
-unconstrained	Report unconstrained paths also.			
-path_delay min	Return min path (hold) checks.			

-path_delay min_rise	Return min path (hold) checks for rising endpoints.
-path_delay min_fall	Return min path (hold) checks for falling endpoints.
-path_delay max	Return max path (setup) checks.
-path_delay max_rise	Return max path (setup) checks for rising endpoints.
-path_delay max_fall	Return max path (setup) checks for falling endpoints.
-path_delay min_max	Return max and max path (setup and hold) checks.
-group_count path_count	The number of paths to return in each path group.
<pre>-endpoint_count endpoint_path_count</pre>	The number of paths to return for each endpoint.
-unique_paths_to_endpoint	Return multiple paths to an endpoint that traverse different pins without showing multiple paths with different rise/fall transitions.
-corner corner	Return paths for one process corner.
-slack_max max_slack	Return paths with slack less than max_slack.
-slack_min min_slack	Return paths with slack greater than min_slack.
-sort_by_slack	Sort paths by slack rather than slack within path groups.
-path_group groups	Return paths in path groups. Paths in all groups are returned if this option is not specified.

The find\_timing\_paths command returns a list of path objects for scripting. Use the  $get\_property$  function to access properties of the paths.

get_cells	[-hierarchical]
	[-hsc separator]
	[-filter <i>expr</i> ]
	[-regexp]
	[-nocase]
	[-quiet]
	[-of_objects objects]
	[patterns]
-hierarchical	Searches hierarchy levels below the current instance for matches.

-hsc <i>separator</i>	Character to use to separate	hierarchica	l instance names in <i>patterns.</i>
-----------------------	------------------------------	-------------	--------------------------------------

-filter *expr* A filter expression of the form

"property==value"

where *property* is a property supported by the get\_property command.

See the section "Filter Expressions" for additional forms.

-regexp Use regular expression matching instead of glob pattern matching.

-nocase Ignore case when matching. Only valid with -regexp.

-quiet Do not warn if no matches are found.

-of\_objects objects The name of a pin or net, a list of pins returned by get\_pins, or a list of nets

returned by get\_nets. The -hierarchical option cannot be used with

-of\_objects.

patterns A list of instance name patterns.

The get\_cells command returns a list of all cell instances that match patterns.

get_clocks	[-regexp] [-nocase] [-filter expr]
	[-quiet] patterns
-regexp	Use regular expression matching instead of glob pattern matching.
-nocase	Ignore case when matching. Only valid with -regexp.
-filter <i>expr</i>	A filter expression of the form "property==value" where property is a property supported by the get_property command. See the section "Filter Expressions" for additional forms.
-quiet	Do not warn if no matches are found.
patterns	A list of clock name patterns.

The get\_clocks command returns a list of all clocks that have been defined.

get_fanin	-to sink_list
	[-flat]
	[-only_cells]
	[-startpoints_only]
	[-levels level_count]
	[-pin_levels pin_count]
	<pre>[-trace_arcs timing enabled all]</pre>
-to sink_list	List of pins, ports, or nets to find the fanin of. For nets, the fanin of driver pins on the nets are returned.
-flat	With -flat pins in the fanin at any hierarchy level are returned. Without -flat only pins at the same hierarchy level as the sinks are returned.
-only_cells	Return the instances connected to the pins in the fanin.
-startpoints_only	Only return pins that are startpoints.
-level level_count	Only return pins within <code>level_count</code> instance traversals.
-pin_levels pin_count	Only return pins within <i>pin_count</i> pin traversals.
-trace_arcs timing	Only trace through timing arcs that are not disabled.
-trace_arcs enabled	Only trace through timing arcs that are not disabled.
-trace_arcs all	Trace through all arcs, including disabled ones.

The  $get\_fanin$  command returns traverses the design from  $sink\_list$  pins, ports or nets backwards and return the fanin pins or instances.

get_fanout	-from source_list
	[-flat]
	[-only_cells]
	[-endpoints_only]
	[-levels level_count]
	[-pin_levels pin_count]
	[-trace_arcs timing enabled all]
-from source_list	List of pins, ports, or nets to find the fanout of. For nets, the fanout of load pins on the nets are returned.
-flat	With -flat pins in the fanin at any hierarchy level are returned. Without -flat only pins at the same hierarchy level as the sinks are returned.
-only_cells	Return the instances connected to the pins in the fanout.

-endpoints_only	Only return pins that are endpoints.
-level level_count	Only return pins within <code>level_count</code> instance traversals.
-pin_levels <i>pin_count</i>	Only return pins within pin_count pin traversals.
-trace_arcs timing	Only trace through timing arcs that are not disabled.
-trace_arcs enabled	Only trace through timing arcs that are not disabled.
-trace_arcs all	Trace through all arcs, including disabled ones.

The get\_fanout command returns traverses the design from  $source\_list$  pins, ports or nets backwards and return the fanout pins or instances.

get_full_name	object								
object	A library,	cell,	port,	instance,	pin	or	timing	arc	object.

Return the name of *object*. Equivalent to [get\_property *object* full\_name].

get_lib_cells	[-of_objects objects]
	[-hsc separator]
	[-filter expr]
	[-regexp]
	[-nocase]
	[-quiet]
	patterns
-of_objects objects	A list of instance objects.
-hsc separator	Character that separates the library name and cell name in <i>patterns</i> . Defaults to '/'.
-filter <i>expr</i>	A filter expression of the form "property==value"
	where <i>property</i> is a property supported by the get_property command.
	See the section "Filter Expressions" for additional forms.
-regexp	Use regular expression matching instead of glob pattern matching.
-nocase	Ignore case when matching. Only valid with -regexp.

-quiet Do not warn if no matches are found.

patterns A list of library cell name patterns of the form library\_name/cell\_name.

The get\_lib\_cells command returns a list of library cells that match *pattern*. The library name can be prepended to the cell name pattern with the *separator* character, which defaults to hierarchy\_separator.

get_lib_pins	[-hsc separator]
	[-filter <i>expr</i> ]
	[-regexp]
	[-nocase]
	[-quiet]
	patterns
-hsc separator	Character that separates the library name, cell name and port name in pattern. Defaults to '/'.
-filter <i>expr</i>	A filter expression of the form  "property==value"  where property is a property supported by the get_property command.
	See the section "Filter Expressions" for additional forms.
-regexp	Use regular expression matching instead of glob pattern matching.
-nocase	Ignore case when matching. Only valid with -regexp.
-quiet	Do not warn if no matches are found.
patterns	A list of library port name patterns of the form library_name/cell_name/port_name.

The get\_lib\_pins command returns a list of library ports that match *pattern*. Use *separator* to separate the library and cell name patterns from the port name in *pattern*.

get_libs	[-filter <i>expr</i> ]	
	[-regexp]	
	[-nocase]	
	[-quiet]	
	patterns	

-filter *expr* A filter expression of the form

"property==value"

where *property* is a property supported by the get\_property command.

See the section "Filter Expressions" for additional forms.

- regexp Use regular expression matching instead of glob pattern matching.

nocase
 Ignore case when matching. Only valid with -regexp.

-quiet Do not warn if no matches are found.

patterns A list of library name patterns.

The get\_libs command returns a list of clocks that match patterns.

get\_nets [-hierarchical]

[-hsc separator]
[-filter expr]

[-regexp]
[-nocase]
[-quiet]

[-of\_objects objects]

[patterns]

-hierarchical Searches hierarchy levels below the current instance for matches.

-hsc separator Character that separates the library name, cell name and port name in

pattern. Defaults to '/'.

-filter *expr* A filter expression of the form

"property==value"

where property is a property supported by the get\_property command.

See the section "Filter Expressions" for additional forms.

-regexp Use regular expression matching instead of glob pattern matching.

-nocase Ignore case when matching. Only valid with -regexp.

-quiet Do not warn if no matches are found.

-of\_objects objects The name of a pin or instance, a list of pins returned by get\_pins, or a list of

instances returned by get\_cells. The -hierarchical option cannot be

used with -of\_objects.

patterns A list of net name patterns.

The get\_nets command returns a list of all nets that match patterns.

Return the name of *object*. Equivalent to [get\_property *object* name].

get_pins	[-hierarchical]
	[-hsc separator]
	[-filter <i>expr</i> ]
	[-regexp]
	[-nocase]
	[-quiet]
	[-of_objects objects]
	[patterns]
-hierarchical	Searches hierarchy levels below the current instance for matches.
-hsc <i>separator</i>	Character that separates the library name, cell name and port name in <i>pattern</i> . Defaults to '/'.
-filter <i>expr</i>	A filter expression of the form  "property==value"
	where <i>property</i> is a property supported by the get_property command. See the section "Filter Expressions" for additional forms.
-nocase	Ignore case when matching. Only valid with -regexp.
-quiet	Do not warn if no matches are found.
-of_objects <i>objects</i>	The name of a net or instance, a list of nets returned by get_nets, or a list of instances returned by get_cells. The -hierarchical option cannot be used with -of_objects.
patterns	A list of pin name patterns.

The get\_pins command returns a list of all instance pins that match *patterns*.

A useful idiom to find the driver pin for a net is the following.

```
get_pins -of_objects [get_net net_name] -filter "direction==output"
```

get\_ports [-filter expr]

[-regexp]
[-nocase]
[-quiet]

[-of\_objects objects]

[patterns]

-filter *expr* A filter expression of the form

"property==value"

where *property* is a property supported by the get\_property command.

See the section "Filter Expressions" for additional forms.

-regexp Use regular expression matching instead of glob pattern matching.

-nocase Ignore case when matching. Only valid with -regexp.

-quiet Do not warn if no matches are found.

-of\_objects *objects* The name of net or a list of nets returned by get\_nets.

patterns A list of port name patterns.

The get\_ports command returns a list of all top level ports that match patterns.

get\_property [-object\_type object\_type]

object property

-object\_type object\_type The type of object when it is specified as a name.

cell|pin|net|port|clock|library|library\_cell|

library\_pin|timing\_arc

object An object returned by get\_cells, get\_pins, get\_nets,

get\_ports, get\_clocks, get\_libs, get\_lib\_cells,

get\_lib\_pins, or get\_timing\_arcs, or object name. -object\_type

is required if *object* is a name.

property A property name.

The properties for different objects types are shown below.

cell (SDC lib\_cell)

base\_name filename

```
full_name
   library
   name
clock
   full_name
   is_generated
   is_propagated
   is_virtual
   name
   period
   sources
edge
   delay_max_fall
   delay_min_fall
   delay_max_rise
   delay_min_rise
   full_name
   from_pin
   sense
   to_pin
instance (SDC cell)
   cell
   full_name
   is_buffer
   is_clock_gate
   is_hierarchical
   is_inverter
   is_macro
   is_memory_cell
   liberty_cell
   name
   ref_name
liberty_cell (SDC lib_cell)
   area
   base_name
   dont_use
   filename
   full_name
   is_buffer
   is_inverter
   library
   name
liberty_port (SDC lib_pin)
   capacitance
   direction
```

```
drive_resistance
   drive_resistance_max_fall
   drive_resistance_max_rise
   drive_resistance_min_fall
   drive_resistance_min_rise
   full_name
   intrinsic_delay
   intrinsic_delay_max_fall
   intrinsic_delay_max_rise
   intrinsic_delay_min_fall
   intrinsic_delay_min_rise
   is_register_clock
   lib_cell
   name
library
   filename (Liberty library only)
   name
   full_name
net
   full_name
   name
path (PathEnd)
   endpoint
   endpoint_clock
   endpoint_clock_pin
   slack
   startpoint
   startpoint_clock
   points
pin
   activity
   slew_max_fall
   slew_max_rise
   slew_min_fall
   slew_min_rise
   clocks
   clock_domains
   direction
   full_name
   is_hierarchical
   is_port
   is_register_clock
   lib_pin_name
   name
   slack_max
   slack_max_fall
   slack_max_rise
```

```
slack_min
   slack_min_fall
   slack_min_rise
port
   activity
   slew_max_fall
   slew_max_rise
   slew_min_fall
   slew_min_rise
   direction
   full_name
   liberty_port
   name
   slack_max
   slack_max_fall
   slack_max_rise
   slack_min
   slack_min_fall
   slack_min_rise
point (PathRef)
   arrival
   pin
   required
   slack
get_timing_edges
```

### 

The get\_timing\_edges command returns a list of timing edges (arcs) to, from or between pins. The result can be passed to get\_property or set\_disable\_timing.

See the section "Filter Expressions" for additional forms.

where property is a property supported by the get\_property command.

group_path	<pre>-name group_name [-weight weight] [-critical_range range] [-from from_list      -rise_from from_list      -fall_from from_list] [-through through_list] [-rise_through through_list] [-fall_through through_list] [-fall_through through_list] [-to to_list      -rise_to to_list      -fall_to to_list]</pre>
-name <i>group_name</i>	The name of the path group.
-weight <i>weight</i>	Not supported.
-critical_range range	Not supported.
-from from_list	Group paths from a list of clocks, instances, ports, register clock pins, or latch data pins.
-rise_from <i>from_list</i>	Group paths from the rising edge of clocks, instances, ports, register clock pins, or latch data pins.
-fall_from <i>from_list</i>	Group paths from the falling edge of clocks, instances, ports, register clock pins, or latch data pins.
-through <i>through_list</i>	Group paths through a list of instances, pins or nets.
-rise_through through_list	Group rising paths through a list of instances, pins or nets.
-fall_through through_list	Group falling paths through a list of instances, pins or nets.
-to to_list	Group paths to a list of clocks, instances, ports or pins.
-rise_to to_list	Group rising paths to a list of clocks, instances, ports or pins.
-fall_to to_list	Group falling paths to a list of clocks, instances, ports or pins.

The group\_path command is used to group paths reported by the report\_checks command. See  $set_false_path$  for a description of allowed  $from_list$ ,  $through_list$  and  $to_list$  objects.

link_design	[-no_black_boxes] [cell_name]
-no_black_boxes	Do not make empty "black box" cells for instances that reference undefined cells.
cell_name	The top level module/cell name of the design hierarchy to link.

Link (elaborate, flatten) the top level cell *cell\_name*. The design must be linked after reading netlist and library files. The default value of *cell\_name* is the current design.

The linker creates empty "block box" cells for instances the reference undefined cells when the variable link\_create\_black\_boxes is true. When link\_create\_black\_boxes is false an error is reported and the link fails.

The link\_design command returns 1 if the link succeeds and 0 if it fails.

make_instance	inst_path lib_cell
inst_path	A hierarchical instance name.
lib_cell	The library cell of the new instance.

The make\_instance command makes an instance of library cell lib\_cell.

make_net	net_name_list
net_name_list	A list of net names.

Creates a net for each hierarchical net name.

read_liberty	[-corner corner]
	[-min]
	[-max]
	[-infer_latches]
	filename
-corner <i>corner</i>	Use the library for process corner corner delay calculation.
-min	Use library for min delay calculation.
-max	Use library for max delay calculation.

The read\_liberty command reads a Liberty format library file. The first library that is read sets the units used by SDC/TCL commands and reporting. The include\_file attribute is supported.

Some Liberty libraries do not include latch groups for cells that are describe transparent latches. In that situation the -infer\_latches command flag can be used to infer the latches. The timing arcs required for a latch to be inferred should look like the following:

```
cell (infered_latch) {
  pin(D) {
    direction : input ;
    timing () {
      related_pin : "E" ;
      timing_type : setup_falling ;
    timing () {
      related_pin : "E" ;
      timing_type : hold_falling ;
    }
  }
  pin(E) {
    direction : input;
  pin(Q) {
    direction : output ;
    timing () {
      related_pin : "D" ;
    timing () {
      related_pin : "E" ;
      timing_type : rising_edge ;
    }
  }
}
```

In this example a positive level-sensitive latch is inferred.

Files compressed with gzip are automatically uncompressed.

read_saif	[-scope scope]
	filename
scope	The SAIF scope of the current design to extract simulation data. Typically the test bench name and design under test instance name. Scope levels are separated with '/'.
filename	The name of the SAIF file to read.

The read\_saif command reads a SAIF (Switching Activity Interchange Format) file from a Verilog simulation and extracts pin activities and duty cycles for use in power estimation. Files compressed with gzip are supported. Annotated activities are propagated to the fanout of the annotated pins.

read\_sdc [-echo]
filename

-echo Print each command before evaluating it.

filename SDC command file.

Read SDC commands from filename.

The read\_sdc command stops and reports any errors encountered while reading a file unless sta\_continue\_on\_error is 1.

Files compressed with gzip are automatically uncompressed.

read\_sdf [-corner corner]

[-unescaped\_dividers]

filename

-corner *corner* Process corner delays to annotate.

-unescaped\_dividers With this option path names in the SDF do not have to escape hierarchy

dividers when the path name is escaped. For example, the escaped Verilog name "\inst1/inst2" can be referenced as "inst1/inst2". The correct SDF name is "inst1\vinst2", since the divider does not represent a change in hierarchy in

this case.

filename The name of the SDF file to read.

Read SDF delays from a file. The min and max values in the SDF tuples are used to annotate the delays for *corner*. The typical values in the SDF tuples are ignored. If multiple corners are defined -corner must be specified.

Files compressed with gzip are automatically uncompressed.

INCREMENT is supported as an alias for INCREMENTAL.

The following SDF statements are not supported.

**PORT** 

**INSTANCE** wildcards

read_spef	<pre>[-min] [-max] [-path path] [-corner corner] [-keep_capacitive_coupling] [-coupling_reduction_factor factor] [-reduce] filename</pre>
-min	Annotate parasitics for min delays.
-max	Annotate parasitics for max delays.
path	Hierarchical block instance path to annotate with parasitics.
-corner corner	Annotate parasitics for one process corner.
-keep_capacitive_coupling	Keep coupling capacitors in parasitic networks rather than converting them to grounded capacitors.
<pre>-coupling_reduction_factor factor</pre>	Factor to multiply coupling capacitance by when reducing parasitic networks. The default value is 1.0.
-reduce	Reduce detailed parasitics and do not save the detailed parastic network.
filename	The name of the parasitics file to read.

The read\_spef command reads a file of net parasitics in SPEF format. Use the -report\_parasitic\_annotation command to check for nets that are not annotated.

Files compressed with gzip are automatically uncompressed.

Separate parasitics can be annotated for corners and min and max paths using the -corner, -min and -max arguments. To use the same parastiics for every corner and for min/max delay calculation read the SPEF without -corner, -min, and -max options.

```
read_spef spef1
```

To use separate parastics for min/max delay, use the -min, and -max options for each SPEF file.

```
read_spef -min spef1
read_spef -max spef2
```

To use separate parastics for each corner, use the -corner option for each SPEF file.

```
read_spef -corner ss spef1
read_spef -corner tt spef2
read_spef -corner ff spef3
```

To use separate parastics for each corner and separate min/max delay calculation, use the -corner option along with the -min, and -max options.

```
read_spef -corner ss -min spef1
read_spef -corner ss -max spef2
read_spef -corner ff -min spef3
read_spef -corner ff -max spef4
```

With the - reduce option, the current delay calculator reduces the parastic network to the appropriate type and deletes the parasitic network. This substantially reduces the memory required to store the parasitics.

Coupling capacitors are multiplied by the -coupling\_reduction\_factor when a parasitic network is reduced.

The following SPEF constructs are ignored.

```
*DESIGN_FLOW (all values are ignored)

*S slews

*D driving cell

*I pin capacitances (library cell capacitances are used instead)

*Q r_net load poles

*K r_net load residues
```

If the SPEF file contains triplet values the first value is used.

Parasitic networks (DSPEF) can be annotated on hierarchical blocks using the -path argument to specify the instance path to the block. Parasitic networks in the higher level netlist are stitched together at the hierarchical pins of the blocks.

read_vcd	[-scope scope]
	filename
scope	The VCD scope of the current design to extract simulation data. Typically the test bench name and design under test instance name. Scope levels are separated with $^\prime/^\prime$ .
filename	The name of the VCD file to read.

The read\_vcd command reads a VCD (Value Change Dump) file from a Verilog simulation and extracts pin activities and duty cycles for use in power estimation. Files compressed with gzip are supported. Annotated activities are propagated to the fanout of the annotated pins.

The read\_verilog command reads a gate level verilog netlist. After all verilog netlist and Liberty libraries are read the design must be linked with the link\_design command.

Verilog 2001 module port declaratations are supported. An example is shown below.

Files compressed with gzip are automatically uncompressed.

replace\_cell instance\_list
replacement\_cell

instance\_list A list of instances to swap the cell.

replacement\_cell The replacement lib cell.

The replace\_cell command changes the cell of an instance. The replacement cell must have the same port list (number, name, and order) as the instance's existing cell for the replacement to be successful.

report_annotated_check	[-setup] [-hold] [-recovery] [-removal] [-nochange] [-width] [-period]
	[-max_skew] [-max_line lines] [-list_annotated] [-list_not_annotated] [-constant_arcs]
-setup	Report annotated setup checks.
-hold	Report annotated hold checks.
-recovery	Report annotated recovery checks.
-removal	Report annotated removal checks.
-nochange	Report annotated nochange checks.
-width	Report annotated width checks.

-period Report annotated period checks.

-max\_skew Report annotated max skew checks.

-max\_line lines Maximum number of lines listed by the -list\_annotated and

-list\_not\_annotated options.

- list\_annotated List annotated timing arcs.

-list\_not\_annotated List unannotated timing arcs.

-constant\_arcs Report separate annotation counts for arcs disabled by logic constants

(set\_logic\_one, set\_logic\_zero).

The report\_annotated\_check command reports a summary of SDF timing check annotation. The -list\_annotated and -list\_not\_annotated options can be used to list arcs that are annotated or not annotated.

report\_annotated\_delay [

[-cell]

[-net]

[-from\_in\_ports]
[-to\_out\_ports]
[-max\_lines lines]
[-list\_annotated]
[-list\_not\_annotated]

[-constant\_arcs]

-cell Report annotated cell delays.

-net Report annotated internal net delays.

-from\_in\_ports Report annotated delays from input ports.

-to\_out\_ports Report annotated delays to output ports.

-max\_lines lines Maximum number of lines listed by the -list\_annotated and

-list\_not\_annotated options.

-list\_annotated List annotated timing arcs.

-list\_not\_annotated List unannotated timing arcs.

-constant\_arcs Report separate annotation counts for arcs disabled by logic constants

(set\_logic\_one, set\_logic\_zero).

The report\_annotated\_delay command reports a summary of SDF delay annotation. Without the -from\_in\_ports and -to\_out\_ports options arcs to and from top level ports are not reported. The -list\_annotated and -list\_not\_annotated options can be used to list arcs that are annotated or not annotated.

```
report_checks
                             [-from from_list
                              |-rise_from from_list
                              |-fall_from from_list|
                             [-through through_list
                              |-rise_through through_list
                              |-fall_through through_list]
                             [-to to_list
                              |-rise_to to_list
                              |-fall_to to_list|
                             [-unconstrained]
                             [-path_delay min|min_rise|min_fall
                                           |max|max_rise|max_fall
                                           |min_max]
                             [-group_count path_count]
                             [-endpoint_count endpoint_path_count]
                             [-unique_paths_to_endpoint]
                             [-corner corner]
                             [-slack_max max_slack]
                             [-slack_min min_slack]
                             [-sort_by_slack]
                             [-path_group groups]
                             [-format end|full|short|summary
                                           |full_clock|full_clock_expanded
                                           |json]
                             [-fields fields]
                             [-digits digits]
                             [-no_line_split]
                             [> filename]
                             [>> filename]
                             Report paths from a list of clocks, instances, ports, register clock pins, or
-from from_list
                             latch data pins.
                             Report paths from the rising edge of clocks, instances, ports, register clock
-rise_from from_list
                             pins, or latch data pins.
                             Report paths from the falling edge of clocks, instances, ports, register clock
-fall_from from_list
                             pins, or latch data pins.
                             Report paths through a list of instances, pins or nets.
-through through_list
```

-rise_through through_list	Report rising paths through a list of instances, pins or nets.
-fall_through through_list	Report falling paths through a list of instances, pins or nets.
-to to_list	Report paths to a list of clocks, instances, ports or pins.
-rise_to <i>to_list</i>	Report rising paths to a list of clocks, instances, ports or pins.
-fall_to <i>to_list</i>	Report falling paths to a list of clocks, instances, ports or pins.
-unconstrained	Report unconstrained paths also. The unconstrained path group is not reported without this option.
-path_delay min	Report min path (hold) checks.
-path_delay min_rise	Report min path (hold) checks for rising endpoints.
-path_delay min_fall	Report min path (hold) checks for falling endpoints.
-path_delay max	Report max path (setup) checks.
-path_delay max_rise	Report max path (setup) checks for rising endpoints.
-path_delay max_fall	Report max path (setup) checks for falling endpoints.
-path_delay min_max	Report max and max path (setup and hold) checks.
-group_count path_count	The number of paths to report in each path group. The default is 1.
-endpoint_count endpoint_path_count	The number of paths to report for each endpoint. The default is 1.
-unique_paths_to_endpoint	When multiple paths to an endpoint are specified with -endpoint_count many of the paths may differ only in the rise/fall edges of the pins in the paths. With this option only the worst path through the set of pis is reported.
-corner <i>corner</i>	Report paths for one process corner. The default is to report paths for all process corners.
-slack_max <i>max_slack</i>	Only report paths with less slack than $max\_slack$ .
-slack_min <i>min_slack</i>	Only report paths with more slack than $min\_slack$ .
-sort_by_slack	Sort paths by slack rather than slack grouped by path group.

-path_group <i>groups</i>	List of path groups to report. The default is to report all path groups.
-format end	Report path ends in one line with delay, required time and slack.
-format full	Report path start and end points and the path. This is the default path type.
-format full_clock	Report path start and end points, the path, and the source and and target clock paths.
-format full_clock_expanded	Report path start and end points, the path, and the source and and target clock paths. If the clock is generated and propagated, the path from the clock source pin is also reported.
-format short	Report only path start and end points.
-format summary	Report only path ends with delay.
-format json	Report in json formatfields is ignored.
-fields <i>fields</i>	List of capacitancelslewlinput_pinslnetslfanout
-digits <i>digits</i>	The number of digits after the decimal point to report. The default value is the variable sta_report_default_digits.
-no_line_splits	Do not split long lines into multiple lines.

The report\_checks command reports paths in the design. Paths are reported in groups by capture clock, unclocked path delays, gated clocks and unconstrained.

See  $set_false_path$  for a description of allowed  $from_list$ ,  $through_list$  and  $to_list$  objects.

report\_check\_types [-violators]

[-verbose]

[-format slack\_only|end]

[-max\_delay]
[-min\_delay]
[-recovery]
[-removal]

[-clock\_gating\_setup]
[-clock\_gating\_hold]

[-max\_slew]
[-min\_slew]

[-min\_pulse\_width]
[-min\_period]
[-digits digits]
[-no\_split\_lines]
[> filename]
[>> filename]

-violators Report all violated timing and design rule constraints.

-verbose Use a verbose output format.

-format slack\_only Report the minumum slack for each timing check.

-format end Report the endpoint for each check.

-max\_delay Report setup and max delay path delay constraints.

-min\_delay Report hold and min delay path delay constraints.

-recovery Report asynchronous recovery checks.

-removal Report asynchronous removal checks.

-clock\_gating\_setup Report gated clock enable setup checks.

-clock\_gating\_hold Report gated clock hold setup checks.

-max\_slew Report max transition design rule checks.

-max\_skew Report max skew design rule checks.

-min\_pulse\_width Report min pulse width design rule checks.

-min\_period Report min period design rule checks.
 -min\_slew Report min slew design rule checks.
 -digits digits The number of digits after the decimal point to report. The default value is the variable sta\_report\_default\_digits.
 -no\_split\_lines Do not split long lines into multiple lines.

The report\_check\_types command reports the slack for each type of timing and design rule constraint. The keyword options allow a subset of the constraint types to be reported.

report_clock_latency	<pre>[-clock clocks] [-include_internal_latency] [-digits digits]</pre>
-clock clocks	The clocks to report.
-include_internal_latency	, Include internal clock latency from liberty min/max_clock_tree_path timing groups.
-digits <i>digits</i>	The number of digits to report for delays.

Report the clock network latency.

report_clock_min_perio	od [-clocks <i>clocks</i> ] [-include_port_paths]
-clocks <i>clocks</i>	The clocks to report.
-include_port_paths	Include paths from input port and to output ports.

Report the minimum period and maximum frequency for <code>clocks</code>. If the <code>-clocks</code> argument is not specified all clocks are reported. The minimum period is determined by examining the smallest slack paths between registers the rising edges of the clock or between falling edges of the clock. Paths between different clocks, different clock edges of the same clock, level sensitive latches, or paths constrained by <code>set\_multicycle\_path</code>, <code>set\_max\_path</code> are not considered.

report_clock_properties [clock_names]		
clock_names	List of clock names to report.	

The report\_clock\_properties command reports the period and rise/fall edge times for each clock that has been defined.

report_clock_skew	<pre>[-setup -hold] [-clock clocks] [-include_internal_latency] [-digits digits]</pre>
-setup	Report skew for setup checks.
-hold	Report skew for hold checks.
-clock clocks	The clocks to report.
-include_internal_latency	Include internal clock latency from liberty min/max_clock_tree_path timing groups.
-digits <i>digits</i>	The number of digits to report for delays.

Report the maximum difference in clock arrival between every source and target register that has a path between the source and target registers.

report_dcalc	<pre>[-from from_pin] [-to to_pin] [-corner corner] [-min] [-max] [-digits digits] [&gt; filename]</pre>
	[>> filename]
-from from_pin	Report delay calculations for timing arcs from instance input pin from_pin.
-to to_pin	Report delay calculations for timing arcs to instance output pin to_pin.
-corner <i>corner</i>	Report paths for process <i>corner</i> . The -corner keyword is required if more than one process corner is defined.
-min	Report delay calculation for min delays.
-max	Report delay calculation for max delays.
-digits <i>digits</i>	The number of digits after the decimal point to report. The default is sta_report_default_digits.

The report\_dcalc command shows how the delays between instance pins are calculated. It is useful for debugging problems with delay calculation.

### report\_disabled\_edges

The report\_disabled\_edges command reports disabled timing arcs along with the reason they are disabled. Each disabled timing arc is reported as the instance name along with the from and to ports of the arc. The disable reason is shown next. Arcs that are disabled with set\_disable\_timing are reported with constraint as the reason. Arcs that are disabled by constants are reported with constant as the reason along with the constant instance pin and value. Arcs that are disabled to break combinational feedback loops are reported with loop as the reason.

> report\_disabled\_edges
u1 A B constant B=0

report_instance	instance_path
	<pre>[&gt; filename]</pre>

[>> filename]

*instance\_path* Hierarchical path to a instance.

[> filename]
[>> filename]

cell\_name The name of a library cell.

Describe the liberty library cell cell\_name.

net\_path
[> filename]
[>> filename]

-digits digits The number of digits after the decimal point to report. The default value is the

variable sta\_report\_default\_digits.

net\_path Hierarchical path to a net.

Report the connections and capacitance of a net.

report\_parasitic\_annotation[-report\_unannotated]

[> filename]
[>> filename]

## Report SPEF parasitic annotation completeness.

report_power	[-instances instances]
	[-digits digits]
	[> filename]
	[>> filename]
-instances instances	Report the power for each instance of <i>instances</i> . If the instance is hierarchical the total power for the instances inside the hierarchical instance is reported.
-digits <i>digits</i>	The number of digits after the decimal point to report. The default value is the variable sta_report_default_digits.

The report\_power command uses static power analysis based on propagated or annotated pin activities in the circuit using Liberty power models. The internal, switching, leakage and total power are reported. Design power is reported separately for combinational, sequential, macro and pad groups. Power values are reported in watts.

The read\_power\_activities command can be used to read activities from a file based on simulation. If no simulation activities are available, the set\_power\_activity command should be used to set the activity of input ports or pins in the design. The default input activity and duty for inputs are 0.1 and 0.5 respectively. The activities are propagated from annotated input ports or pins through gates and used in the power calculations.

Group	Internal Power	Switching Power	Leakage Power	Total Power	
Sequential Combinational Macro Pad	3.29e-06 1.86e-07 0.00e+00 0.00e+00	3.41e-08 3.31e-08 0.00e+00 0.00e+00	2.37e-07 7.51e-08 0.00e+00 0.00e+00	3.56e-06 2.94e-07 0.00e+00 0.00e+00	92.4% 7.6% 0.0% 0.0%
Total	3.48e-06 90.2%	6.72e-08 1.7%	3.12e-07 8.1%	3.86e-06	100.0%

#### report\_pulse\_width\_checks [-verbose]

[-digits digits]
[-no\_line\_splits]

[pins]

[> filename]
[>> filename]

-verbose Use a verbose output format.

-digits digits The number of digits after the decimal point to report. The default value is the

variable sta\_report\_default\_digits.

-no\_line\_splits

pins

List of pins or ports to report.

The report\_pulse\_width\_checks command reports min pulse width checks for pins in the clock network. If pins is not specified all clock network pins are reported.

report\_slews [-corner corner]

pin

-corner corner Report paths for process corner. The -corner keyword is required if more

than one process corner is defined.

pin

Report the slews at pin.

# report\_units

Report the units used for command arguments and reporting.

report\_units
time 1ns
capacitance 1pF
resistance 1kohm
voltage 1v
current 1A
power 1pW
distance 1um

report\_worst\_slack [-min]

[-max]

[-digits *digits*]

-max Report the worst max/setup slack.

-min Report the worst min/hold slack.

-digits digits The number of digits after the decimal point to report. The default value is the

variable sta\_report\_default\_digits.

set_assigned_check	-setup -hold -recovery -removal [-rise] [-fall] [-corner corner] [-min] [-max] [-from from_pins] [-to to_pins] [-clock rise fall] [-cond sdf_cond] [-worst]
	margin
-setup	Annotate setup timing checks.
-hold	Annotate hold timing checks.
-recovery	Annotate recovery timing checks.
-removal	Annotate removal timing checks.
-rise	Annotate rising delays.
-fall	Annotate falling delays.
-corner <i>corner</i>	The name of a process corner. The -corner keyword is required if more than one process corner is defined.
-min	Annotate the minimum value of the process corner.
-max	Annotate the maximum value of the process corner.
-from <i>from_pins</i>	A list of pins for the clock.
-to to_pins	A list of pins for the data.
-clock rise fall	The timing check clock pin transition.
margin	The timing check margin.

The set\_assigned\_check command is used to annotate the timing checks between two pins on an instance. The annotated delay overrides the calculated delay. This command is a interactive way to back-annotate delays like an SDF file.

set_assigned_delay	-cell -net
	[-rise]
	[-fall]
	[-corner corner]
	[-min]
	[-max]
	[-from from_pins]
	[-to to_pins]
	delay
-cell	Annotate the delays between two pins on an instance.
-net	Annotate the delays between two pins on a net.
-rise	Annotate the rising delays.
-fall	Annotate the falling delays.
-corner <i>corner</i>	The name of a process corner. The -corner keyword is required if more than one process corner is defined.
-min	Annotate the minimum delays.
-max	Annotate the maximum delays.
-from from_pins	A list of pins.
-to to_pins	A list of pins.
delay	The delay between from_pins and to_pins.

The set\_assigned\_delay command is used to annotate the delays between two pins on an instance or net. The annotated delay overrides the calculated delay. This command is a interactive way to back-annotate delays like an SDF file.

Use the -corner keyword to specify a process corner. The -corner keyword is required if more than one process corner is defined.

-rise Annotate the rising transition.

-fall Annotate the falling transition.

-corner corner Annotate delays for process corner.

-min Annotate the minimum transition time.

-max Annotate the maximum transition time.

s lew The pin transition time.

pin\_list A list of pins.

The set\_assigned\_transition command is used to annotate the transition time (slew) of a pin. The annotated transition time overrides the calculated transition time.

set\_case\_analysis 0|1|zero|one|rise|rising|fall|falling
port\_or\_pin\_list

The set\_case\_analysis command sets the signal on a port or pin to a constant logic value. No paths are propagated from constant pins. Constant values set with the set\_case\_analysis command are propagated through downstream gates.

Conditional timing arcs with mode groups are controlled by logic values on the instance pins.

set\_clock\_gating\_check [-setup setup\_time]

[-hold hold\_time]

[-rise]
[-fall]
[-high]
[-low]
[objects]

-setup setup\_time Clock enable setup margin.

-hold *hold\_time* Clock enable hold margin.

-rise The setup/hold margin is for the rising edge of the clock enable.

-fall The setup/hold margin is for the falling edge of the clock enable.

-high	The gating clock is active high (pin and instance objects only).
-low	The gating clock is active low (pin and instance objects only).
objects	A list of clocks, instances, pins or ports.

The set\_clock\_gating\_check command is used to add setup or hold timing checks for data signals used to gate clocks.

If no objects are specified the setup/hold margin is global and applies to all clock gating circuits in the design. If neither of the -rise and -fall options are used the setup/hold margin applies to the rising and falling edges of the clock gating signal.

Normally the library cell function is used to determine the active state of the clock. The clock is active high for AND/NAND functions and active low for OR/NOR functions. The -high and -low options are used to specify the active state of the clock for other cells, such as a MUX.

If multiple set\_clock\_gating\_check commands apply to a clock gating instance he priority of the commands is shown below (highest to lowest priority).

clock enable pin instance clock pin clock global

clocks

set_clock_groups	<pre>[-name name] [-logically_exclusive] [-physically_exclusive] [-asynchronous] [-allow_paths] -group clocks</pre>
-name <i>name</i>	The clock group name.
-logically_exclusive	The clocks in different groups do not interact logically but can be physically present on the same chip. Paths between clock groups are considered for noise analysis.
-physically_exclusive	The clocks in different groups cannot be present at the same time on a chip. Paths between clock groups are not considered for noise analysis.
-asynchronous	The clock groups are asynchronous. Paths between clock groups are considered for noise analysis.
-allow_paths	

A list of clocks in the group.

The set\_clock\_groups command is used to deifine groups of clocks that interact with each other. Clocks in different groups do not interact and paths between them are not reported. Use a -group argument for each clock group.

set_clock_latency	[-source]
	[-clock clock]
	[-rise]
	[-fall]
	[-min]
	[-max]
	delay
	objects
-source	The latency is at the clock source.
-clock clock	If multiple clocks are defined at a pin this use this option to specify the latency for a specific clock.
-rise	The latency is for the rising edge of the clock.
-fall	The latency is for the falling edge of the clock.
-min	de lay is the minimum latency.
-max	de lay is the maximum latency.
delay	Clock source or insertion delay.
objects	A list of clocks, pins or ports.

The set\_clock\_latency command describes expected delays of the clock tree when analyzing a design using ideal clocks. Use the -source option to specify latency at the clock source, also known as insertion delay. Source latency is delay in the clock tree that is external to the design or a clock tree internal to an instance that implements a complex logic function.

set_clock_transition	<pre>[-rise] [-fall] [-min] [-max] transition clocks</pre>
-rise	Set the transition time for the rising edge of the clock.
-fall	Set the transition time for the falling edge of the clock.

-min Set the min transition time.

-max Set the min transition time.

transition Clock transition time (slew).

clocks A list of clocks.

The set\_clock\_transition command describes expected transition times of the clock tree when analyzing a design using ideal clocks.

set\_clock\_uncertainty [-from|-rise\_from|-fall\_from from\_clock]

[-to|-rise\_to|-fall\_to to\_clock]

[-rise]
[-fall]
[-setup]
[-hold]
uncertainty
[objects]

-from *from\_clock* Inter-clock uncertainty source clock.

-to to\_clock Inter-clock uncertainty target clock.

-rise Inter-clock target clock rise edge, alternative to -rise\_to.Inter-clock target clock

rise edge, alternative to -rise\_to.

-fall Inter-clock target clock rise edge, alternative to -fall\_to.

-setup *uncertainty* is for setup checks.

-hold *uncertainty* is for hold checks.

uncertainty Clock uncertainty.

objects A list of clocks, ports or pins.

The set\_clock\_uncertainty command specifies the uncertainty or jitter in a clock. The uncertainty for a clock can be specified on its source pin or port, or the clock itself.

```
set_clock_uncertainty .1 [get_clock clk1]
```

Inter-clock uncertainty between the source and target clocks of timing checks is specified with the  $-from|-rise\_from|-fall\_from$  and  $-to|-rise\_to|-fall\_to$  arguments .

```
set_clock_uncertainty -from [get_clock clk1] -to [get_clocks clk2] .1
```

The following commands are equivalent.

```
set_clock_uncertainty -from [get_clock clk1] -rise_to [get_clocks clk2] .1
set_clock_uncertainty -from [get_clock clk1] -to [get_clocks clk2] -rise .1
```

```
set_cmd_units
                           [-capacitance cap_unit]
                           [-resistance res_unit]
                           [-time time_unit]
                           [-voltage voltage_unit]
                           [-current current_unit]
                           [-power_unit]
                           [-distance distance_unit]
                           The capacitance scale factor followed by 'f'.
-capacitance cap_unit
                           The resistance scale factor followed by 'ohm'.
-resistance res_unit
-time time_unit
                           The time scale factor followed by 's'.
-voltage voltage_unit
                           The voltage scale factor followed by 'v'.
-current current_unit
                           The current scale factor followed by 'A'.
                           The power scale factor followed by 'w'.
-power power_unit
-distance distance_unit The distance scale factor followed by 'm'.
```

The set\_cmd\_units command is used to change the units used by the STA command interpreter when parsing commands and reporting results. The default units are the units specified in the first Liberty library file that is read.

Units are specified as a scale factor followed by a unit name. The scale factors are as follows.

```
M 1E+6
k 1E+3
m 1E-3
u 1E-6
n 1E-9
p 1E-12
f 1E-15
```

An example of the set\_units command is shown below.

set\_data\_check [-from|-rise\_from|-fall\_from from\_pin]

[-to|-rise\_to|-fall\_to to\_pin]

[-setup] [-hold]

[-clock clock]

margin

-from *from\_pin* A pin used as the timing check reference.

-to *to\_pin* A pin that the setup/hold check is applied to.

-setup Add a setup timing check.

-hold Add a hold timing check.

-clock *clock* The setup/hold check clock.

margin The setup or hold time margin.

The set\_data\_check command is used to add a setup or hold timing check between two pins.

### set\_disable\_inferred\_clock\_gating objects

objects

A list of clock gating instances, clock gating pins, or clock enable pins.

The set\_disable\_inferred\_clock\_gating command disables clock gating checks on a clock gating instance, clock gating pin, or clock gating enable pin.

set\_disable\_timing [-from from\_port]
[-to to\_port]

objects

-from from\_port

-to to\_port

objects A list of instances, ports, pins, cells, cell/port, or library/cell/port.

The set\_disable\_timing command is used to disable paths though pins in the design. There are many different forms of the command depending on the objects specified in *objects*.

All timing paths though an instance are disabled when *objects* contains an instance. Timing checks in the instance are *not* disabled.

```
set_disable_timing u2
```

The -from and -to options can be used to restrict the disabled path to those from, to or between specific pins on the instance.

```
set_disable_timing -from A u2
set_disable_timing -to Z u2
set_disable_timing -from A -to Z u2
```

A list of top level ports or instance pins can also be disabled.

```
set_disable_timing u2/Z
set_disable_timing in1
```

Timing paths though all instances of a library cell in the design can be disabled by naming the cell using a hierarchy separator between the library and cell name. Paths from or to a cell port can be disabled with the - from and -to options or a port name after library and cell names.

```
set_disable_timing liberty1/snl_bufx2
set_disable_timing -from A liberty1/snl_bufx
set_disable_timing -to Z liberty1/snl_bufx
set_disable_timing liberty1/snl_bufx2/A
```

set_drive	[-rise] [-fall] [-max]
	[-min]
	resistance
	ports
-rise	Set the drive rise resistance.
-fall	Set the drive fall resistance.
-max	Set the maximum resistance.
-min	Set the minimum resistance.
resistance	The external drive resistance.
ports	A list of ports.

The set\_drive command describes the resistance of an input port external driver.

set_driving_cell	<pre>[-lib_cell cell_name] [-library library] [-rise] [-fall] [-min] [-max] [-pin pin] [-from_pin from_pin] [-input_transition_rise trans_rise] [-input_transition_fall trans_fall] ports</pre>
-lib_cell <i>cell_name</i>	The driving cell.
-library <i>library</i>	The driving cell library.
-rise	Set the driving cell for a risingn edge.
-fall	Set the driving cell for a falling edge.
-max	Set the driving cell for max delays.
-min	Set the driving cell for min delays.
-pin <i>pin</i>	The output port of the driving cell.
-from_pin <i>from_pin</i>	Use timng arcs from <i>from_pin</i> to the output pin.
<pre>-input_transition_rise trans_rise</pre>	The transition time for a rising input at from_pin.
<pre>-input_transition_fall trans_fall</pre>	The transition time for a falling input at from_pin.
ports	A list of ports.

The set\_driving\_cell command describes an input port external driver.

set_false_path	[-setup]
	[-hold]
	[-rise]
	[-fall]
	[-from from_list]
	[-rise_from from_list]
	[-fall_from from_list]
	[-through through_list]
	[-rise_through through_list]
	[-fall_through through_list]
	[-to to_list]
	[-rise_to to_list]
	[-fall_to to_list]
	[-reset_path]
-setup	Apply to setup checks.
-hold	Apply to hold checks.
-rise	Apply to rising path edges.
-fall	Apply to falling path edges.
-reset_path	Remove any matching set_false_path, set_multicycle_path, set_max_delay, set_min_delay exceptions first.
-from from_list	A list of clocks, instances, ports or pins.
-through <i>through_list</i>	A list of instances, pins or nets.
-to to_list	A list of clocks, instances, ports or pins.

The set\_false\_path command disables timing along a path from, through and to a group of design objects.

Objects in *from\_list* can be clocks, register/latch instances, or register/latch clock pins. The -rise\_from and -fall\_from keywords restrict the false paths to a specific clock edge.

Objects in *through\_list* can be nets, instances, instance pins, or hierarchical pins,. The -rise\_through and -fall\_through keywords restrict the false paths to a specific path edge that traverses through the object.

Objects in *to\_list* can be clocks, register/latch instances, or register/latch clock pins. The -rise\_to and -fall\_to keywords restrict the false paths to a specific transition at the path end.

This command is ignored.

set\_hierarchy\_separator separator

separator

-rise

Character used to separate hierarchical names.

Set the character used to separate names in a hierarchical instance, net or pin name. This separator is used by the command interpreter to read arguments and print results. The default separator is '/'.

set\_ideal\_latency [-rise] [-fall] [-min] [-max] delay objects

The set\_ideal\_latency command is parsed but ignored.

set\_ideal\_network [-no\_propagation] objects

The set\_ideal\_network command is parsed but ignored.

set\_ideal\_transition [-rise] [-fall] [-min] [-max] transition\_time objects

The set\_ideal\_transition command is parsed but ignored.

[-rise]
[-fall]
[-max]
[-min]
[-clock clock]
[-clock\_fall]
[-reference\_pin ref\_pin]
[-source\_latency\_included]
[-network\_latency\_included]
[-add\_delay]
delay
port\_pin\_list

Set the arrival time for the rising edge of the input.

-fall Set the arrival time for the falling edge of the input.

-max Set the maximum arrival time.

-min Set the minimum arrival time.

-clock *clock* The arrival time is from *clock*.

-clock\_fall The arrival time is from the falling edge of clock.

-reference\_pin ref\_pin The arrival time is with respect to the clock that arrives at ref\_pin.

-source\_latency\_included D no add the clock source latency (insertion delay) to the delay value.

-network\_latency\_included Do not add the clock latency to the delay value when the clock is ideal.

-add\_delay Add this arrival to any existing arrivals.

de lay The arrival time after c lock.

The set\_input\_delay command is used to specify the arrival time of an input signal.

The following command sets the min, max, rise and fall times on the in1 input port 1.0 time units after the rising edge of clk1.

```
set_input_delay -clock clk1 1.0 [get_ports in1]
```

Use multiple commands with the -add\_delay option to specifiy separate arrival times for min, max, rise and fall times or multiple clocks. For example, the following specifies separate arrival times with respect to clocks clk1 and clk2.

```
set_input_delay -clock clk1 1.0 [get_ports in1]
set_input_delay -add_delay -clock clk2 2.0 [get_ports in1]
```

The -reference\_pin option is used to specify an arrival time with respect to the arrival on a pin in the clock network. For propagated clocks, the input arrival time is relative to the clock arrival time at the reference pin (the clock source latency and network latency from the clock source to the reference pin). For ideal clocks, input arrival time is relative to the reference pin clock source latency. With the -clock\_fall flag the arrival time is relative to the falling transition at the reference pin. If no clocks arrive at the reference pin the set\_input\_delay command is ignored. If no -clock is specified the arrival time is with respect to all clocks that arrive at the reference pin. The -source\_latency\_included and -network\_latency\_included options cannot be used with -reference\_pin.

Paths from inputs that do not have an arrival time defined by set\_input\_delay are not reported. Set the sta\_input\_port\_default\_clock variable to 1 to report paths from inputs without a set\_input\_delay.

set_input_transition	[-rise] [-fall] [-max]
	<pre>[-min] transition port_list</pre>
-rise	Set the rising edge transition.
-fall	Set the falling edge transition.
-max	Set the minimum transition time.
-min	Set the maximum transition time.

transition The transition time (slew).

 $port\_list$  A list of ports.

The set\_input\_transition command is used to specify the transition time (slew) of an input signal.

```
set_level_shifter_strategy [-rule rule_type]
```

This command is parsed and ignored by timing analysis.

```
set_level_shifter_threshold [-voltage voltage]
```

This command is parsed and ignored by timing analysis.

set_load	[-rise]
	[-fall]
	[-max]
	[-min]
	[-subtract_pin_load]
	[-pin_load]
	[-wire_load]
	capacitance
	objects
-rise	Set the rising capacitance.
-fall	Set the falling capacitance.

-max Set the max capacitance.

-min Set the min capacitance.

-subtract\_pin\_load Subtract the capacitance of all instance pins connected to the net from

wire-capacitance.

-pin\_load capcitance is external instance pin capacitance (ports only).

-wire\_load capcitance is external wire capacitance (ports only).

capacitance The capacitance, in library capacitance units.

objects A list of nets or ports.

The set\_load command annotates capacitance on a net or port.

Ports can have external wire or pin capacitance that is annotated separately with the -pin\_load and -wire\_load options. Without the -pin\_load and -wire\_load options pin capacitance is annotated. External capacitances are used by delay calculator to find output driver delays and transition times.

Net wire capacitance can also be annotated with the set\_load command. If the -subtract\_pin\_load option is specified the capacitance of all instance pins connected to the net is subtracted from capacitance. set load command annotates capacitance has precidence over RC SPEF parasitics.

port\_pin\_list List of ports or pins.

Set a port or pin to a constant unknown logic value. No paths are propagated from constant pins.

port\_pin\_list List of ports or pins.

Set a port or pin to a constant logic one value. No paths are propagated from constant pins. Constant values set with the set\_logic\_one command are **not** propagated through downstream gates.

port\_pin\_list List of ports or pins.

Set a port or pin to a constant logic zero value. No paths are propagated from constant pins. Constant values set with the set\_logic\_zero command are **not** propagated through downstream gates.

set\_max\_area

area

area

The set\_max\_area command is ignored during timing but is included in SDC files that are written.

set\_max\_capacitance

capacitance

objects

capacitance

objects

List of ports or cells.

The set\_max\_capacitance command is ignored during timing but is included in SDC files that are written.

set max c	le	lav
-----------	----	-----

[-rise]

[-fall]

[-from from\_list]

[-rise\_from from\_list]
[-fall\_from from\_list]

[-through through\_list]

[-rise\_through through\_list]

 $[-fall\_through \ \textit{through\_list}]$ 

[-to to\_list]

[-rise\_to to\_list]

[-fall\_to to\_list]

[-reset\_path]

[-ignore\_clock\_latency]

delay

-rise

Set max delay for rising paths.

-fall

Set max delay for falling paths.

-from from\_list

A list of clocks, instances, ports or pins.

-through through\_list

A list of instances, pins or nets.

-to to\_list

A list of clocks, instances, ports or pins.

-ignore\_clock\_latency

Ignore clock latency at the source and target registers.

-reset\_path Remove any matching set\_false\_path, set\_multicycle\_path,

set\_max\_delay, set\_min\_delay exceptions first.

de lay The maximum delay.

The set\_max\_delay command constrains the maximum delay through combinational logic paths. See set\_false\_path for a description of allowed *from\_list*, *through\_list* and *to\_list* objects. If the *to\_list* ends at a timing check the setup/hold time is included in the path delay.

When the -ignore\_clock\_latency option is used clock latency at the source and destination of the path delay is ignored. The constraint is reported in the default path group (\*\*default\*\*) rather than the clock path group when the path ends at a timing check.

set\_max\_dynamic\_power power [unit]

The set\_max\_dynamic\_power command is ignored.

set\_max\_fanout fanout

objects

fanout

objects List of ports or cells.

The set\_max\_fanout command is ignored during timing but is included in SDC files that are written.

set\_max\_leakage\_power power [unit]

The set\_max\_leakage\_power command is ignored.

set\_max\_time\_borrow delay

objects

de lay The maximum time the latches can borrow.

objects List of clocks, instances or pins.

The set\_max\_time\_borrow command specifies the maximum amount of time that latches can borrow. Time borrowing is the time that a data input to a transparent latch arrives after the latch opens.

set\_max\_transition [-data\_path]

[-clock\_path]

[-rise] [-fall] transition objects

-data\_path Set the max slew for data paths.

-clock\_path Set the max slew for clock paths.

-rise Set the max slew for rising paths.

-fall Set the max slew for falling paths.

*transition* The maximum slew/transition time.

objects List of clocks, ports or designs.

The set\_max\_transition command is specifies the maximum transition time (slew) design rule checked by the report\_check\_types -max\_transition command.

If specified for a design, the default maximum transition is set for the design.

If specified for a clock, the maximum transition is applied to all pins in the clock domain. The <code>-clock\_path</code> option restricts the maximum transition to clocks in clock paths. The <code>-data\_path</code> option restricts the maximum transition to clocks data paths. The <code>-clock\_path</code>, <code>-data\_path</code>, <code>-rise</code> and <code>-fall</code> options only apply to clock objects.

set\_min\_capacitance capacitance

objects

capacitance Minimum capacitance.

objects List of ports or cells.

The set\_min\_capacitance command is ignored during timing but is included in SDC files that are written.

[-rise] set\_min\_delay [-fall] [-from from\_list] [-rise\_from from\_list] [-fall\_from from\_list] [-through through\_list] [-rise\_through through\_list] [-fall\_through through\_list] [-to to\_list] [-rise\_to to\_list] [-fall\_to to\_list] [-ignore\_clock\_latency] [-reset\_path] delav Set min delay for rising paths. -rise Set min delay for falling paths. -fall A list of clocks, instances, ports or pins. -from from\_list A list of instances, pins or nets. -through through\_list A list of clocks, instances, ports or pins. -to to\_list Ignore clock latency at the source and target registers. -ignore\_clock\_latency Remove any matching set\_false\_path, set\_multicycle\_path, -reset\_path set\_max\_delay, set\_min\_delay exceptions first. The minimum delay. delay

The set\_min\_delay command constrains the minimum delay through combinational logic. See set\_false\_path for a description of allowed *from\_list*, *through\_list* and *to\_list* objects. If the *to\_list* ends at a timing check the setup/hold time is included in the path delay.

When the -ignore\_clock\_latency option is used clock latency at the source and destination of the path delay is ignored. The constraint is reported in the default path group (\*\*default\*\*) rather than the clock path group when the path ends at a timing check.

set_min_pulse_width	[-high]
	[-low]
	min_width
	objects

-high Set the minimum high pulse width.

- low Set the minimum low pulse width.

min\_width

objects List of pins, instances or clocks.

If -low and -high are not specified the minimum width applies to both high and low pulses.

set_multicycle_path	[-setup]
	[-hold]
	[-rise]
	[-fall]
	[-start]
	[-end]
	[-from from_list]
	[-rise_from from_list]
	[-fall_from from_list]
	[-through through_list]
	[-rise_through through_list]
	[-fall_through through_list]
	[-to to_list]
	[-rise_to <i>to_list</i> ] [-fall_to <i>to_list</i> ]
	[-reset_path]
	path_multiplier
-setup	Set cycle count for setup checks.
-hold	Set cycle count for hold checks.
-rise	Set cycle count for rising path edges.
-fall	Set cycle count for falling path edges.
-start	Multiply the source clock period by period_multiplier.
-end	Multiply the target clock period by period_multiplier.
-from from_list	A list of clocks, instances, ports or pins.
-through <i>through_list</i>	A list of instances, pins or nets.

-to to list A list of clocks, instances, ports or pins.

-reset path Remove any matching set\_false\_path, set\_multicycle\_path,

set\_max\_delay, set\_min\_delay exceptions first.

path\_multiplier The number of clock periods to add to the path required time.

set\_operating\_conditions [-analysis\_type single|bc\_wc|on\_chip\_variation]

Normally the path between two registers or latches is assumed to take one clock cycle. The set\_multicycle\_path command overrides this assumption and allows multiple clock cycles for a timing check. See set\_false\_path for a description of allowed from\_list, through\_list and to\_list objects.

[-library lib]
[condition]
[-min min\_condition]
[-max max\_condition]
[-min\_library min\_lib]
[-max\_library max\_lib]

-analysis\_type single

Best case, worst case analysis. Setup checks use max\_condition for clock and data paths. Hold checks use the min\_condition for clock and data paths.

and data paths. Hold checks use the *min\_condition* for clock and data paths

-analysis\_type

The min and max operating conditions represent variations on the chip that

can occur simultaineously. Setup checks use *max\_condition* for data paths and *min\_condition* for clock paths. Hold checks use *min\_condition* for data paths and *max\_condition* for clock paths. This is the default analysis type.

-library *lib* The name of the library that contains *condition*.

on\_chip\_variation

condition The operating condition for analysis type single.

-min min\_condition The operating condition to use for min paths and hold checks.

-max max\_condition The operating condition to use for max paths and setup checks.

-min\_library min\_lib The name of the library that contains min\_condition.

-max\_library max\_lib The name of the library that contains max\_condition.

The set\_operating\_conditions command is used to specify the type of analysis performed and the operating conditions used to derate library data.

set_output_delay	[-rise]
	[-fall]
	[-max]
	[-min]
	[-clock clock]
	[-clock_fall]
	[-reference_pin ref_pin]
	[-source_latency_included]
	[-network_latency_included]
	[-add_delay]
	delay port_pin_list
	por t_pin_tist
-rise	Set the output delay for the rising edge of the input.
-fall	Set the output delay for the falling edge of the input.
-max	Set the maximum output delay.
-min	Set the minimum output delay.
-clock <i>clock</i>	The external check is to $c  lock$ . The default clock edge is rising.
-clock_fall	The external check is to the falling edge of clock.
-reference_pin <i>ref_pin</i>	The external check is clocked by the clock that arrives at $ref\_pin$ .
-add_delay	Add this output delay to any existing output delays.
delay	The external delay to the check clocked by clock.
pin_port_list	A list of pins or ports.

The set\_output\_delay command is used to specify the external delay to a setup/hold check on an output port or internal pin that is clocked by c lock. Unless the -add\_delay option is specified any existing output delays are replaced.

The -reference\_pin option is used to specify a timing check with respect to the arrival on a pin in the clock network. For propagated clocks, the timing check is relative to the clock arrival time at the reference pin (the clock source latency and network latency from the clock source to the reference pin). For ideal clocks, the timing check is relative to the reference pin clock source latency. With the -clock\_fall flag the timing check is relative to the falling edge of the reference pin. If no clocks arrive at the reference pin the set\_output\_delay command is ignored. If no -clock is specified the timing check is with respect to all clocks that arrive at the reference pin. The -source\_latency\_included and -network\_latency\_included options cannot be used with -reference\_pin.

set\_port\_fanout\_number [-min]

[-max] fanout ports

-min Set the min fanout.

-max Set the max fanout.

fanout The external fanout of the ports.

port\_list A list of ports.

Set the external fanout for ports.

set\_power\_activity [-global]

[-input]

[-input\_ports ports]

[-pins *pins*]

[-activity activity]

[-duty duty]

-global Set the activity/duty for all non-clock pins.

-input Set the default input port activity/duty.

-input\_ports input\_ports Set the input port activity/duty.

-pins *pins* Set the pin activity/duty.

-activity activity The activity, or number of transitions per clock cycle.

-duty duty The duty, or probability the signal is high. Defaults to 0.5.

The set\_power\_activity command is used to set the activity and duty used for power analysis globally or for input ports or pins in the design.

The default input activity and duty for inputs are 0.1 and 0.5 respectively, which is equivalent to the following command:

set\_power\_activity -input -activity 0.1 -duty 0.5

set\_propagated\_clock objects

objects

A list of clocks, ports or pins.

The set\_propagated\_clock command changes a clock tree from an ideal network that has no delay one that uses calculated or back-annotated gate and interconnect delays. When *objects* is a port or pin, clock delays downstream of the object are used.

set_pvt	<pre>[-min] [-max] [-process process] [-voltage voltage] [-temperature temperature] instances</pre>
-min	Set the PVT values for max delays.
-max	Set the PVT values for min delays.
-process <i>process</i>	A process value (float).
-voltage <i>voltage</i>	A voltage value (float).
-temperature temperature	e A temperature value (float).
instances	A list instances.

The set\_pvt command sets the process, voltage and temperature values used during delay calculation for a specific instance in the design.

set_sense	<pre>[-type clock data] [-positive] [-negative] [-pulse pulse_type] [-stop_propagation] [-clock clocks] pins</pre>
-type clock	Set the sense for clock paths.
-type data	Set the sense for data paths (not supported).
-positive	The clock sense is positive unate.

-negative	The clock sense is negative unate.
-pulse pulse_type	rise_triggered_high_pulse rise_triggered_low_pulse fall_triggered_high_pulse fall_triggered_low_pulse Not supported.
-stop_propagation	Stop propagating <i>clocks</i> at <i>pins</i> .
clocks	A list of clocks to apply the sense.
pins	A list of pins.

The set\_sense command is used to modify the propagation of a clock signal. The clock sense is set with the -positive and -negative flags. Use the -stop\_propagation flag to stop the clock from propagating beyond a pin. The -positive, -negative, -stop\_propagation, and -pulse options are mutually exclusive. If the -clock option is not used the command applies to all clocks that traverse pins. The -pulse option is currently not supported.

set_timing_derate	[-rise]
	[-fall]
	[-early]
	[-late]
	[-clock]
	[-data]
	[-net_delay]
	[-cell_delay]
	[-cell_check]
	derate
	[objects]
-rise	Set the derating for rising delays.
-fall	Set the derating for falling delays.
	cot the dorating for faming dolays.
-early	Derate early (min) paths.
-late	Derate late (max) paths.
-clock	Derate paths in the clock network.
-data	Derate data paths.

-net\_delay Derate net (interconnect) delays.

-cell\_delay Derate cell delays.

-cell\_check Derate cell timing check margins.

derate The derating factor to apply to delays.

objects A list of instances, library cells, or nets.

The set\_timing\_derate command is used to derate delay calculation results used by the STA. If the - early and -late flags are omitted the both min and max paths are derated. If the -clock and -data flags are not used the derating both clock and data paths are derated.

Use the unset\_timing\_derate command to remove all derating factors.

set\_resistance [-max]

[-min] resistance

nets

-min The resistance for minimum path delay calculation.

-max The resistance for maximum path delay calculation.

resistance The net resistance.

nets A list of nets.

set\_units [-capacitance cap\_unit]

[-resistance res\_unit]

[-time time\_unit]

[-voltage voltage\_unit]
[-current current\_unit]
[-power power\_unit]

[-distance distance\_unit]

-capacitance cap\_unit The capacitance scale factor followed by 'f'.

-resistance res\_unit The resistance scale factor followed by 'ohm'.

-time time\_unit The time scale factor followed by 's'.

-voltage voltage\_unit The voltage scale factor followed by 'v'.

-current current\_unit The current scale factor followed by 'A'.

The set\_units command is used to **check** the units used by the STA command interpreter when parsing commands and reporting results. If the current units differ from the set\_unit value a warning is printed. Use the set\_cmd\_units command to change the command units.

The power scale factor followed by 'w'.

Units are specified as a scale factor followed by a unit name. The scale factors are as follows.

M 1E+6 k 1E+3 m 1E-3 u 1E-6 n 1E-9 p 1E-12 f 1E-15

-power power\_unit

An example of the set\_units command is shown below.

set\_units -time ns -capacitance pF -current mA -voltage V -resistance kOhm

set\_wire\_load\_min\_block\_size size

The set\_wire\_load\_min\_block\_size command is not supported.

top

enclosed

segmented

The set\_wire\_load\_mode command is ignored during timing but is included in SDC files that are written.

set\_wire\_load\_model -name model\_name

[-library library]

[-max]
[-min]
[objects]

-name *model\_name* The name of a wire load model.

-library library Library to look for model\_name.

-max The wire load model is for maximum path delays.

-min The wire load model is for minimum path delays.

objects Not supported.

set\_wire\_load\_selection\_group [-library library]

[-max]
[-min]
group\_name
[objects]

*library* Library to look for *group\_name*.

-max The wire load selection is for maximum path delays.

-min The wire load selection is for minimum path delays.

group\_name A wire load selection group name.

objects Not supported.

The set\_wire\_load\_selection\_group command is parsed but not supported.

source [-echo]

[-verbose] filename

[> log\_filename]
[>> log\_filename]

-echo Print each command before evaluating it.

-verbose Print each command before evaluating it as well as the result it returns.

filename The name of the file containing commands to read.

> log\_filename Redirect command output to log\_filename.

>> log\_filename Redirect command output and append log\_filename.

Read STA/SDC/Tcl commands from filename.

The source command stops and reports any errors encountered while reading a file unless sta\_continue\_on\_error is 1.

The unset\_case\_analysis command removes the constant values defined by the set\_case\_analysis command.

unset_clock_latency	[-source] objects
-source	Specifies source clock latency (clock insertion delay).
objects	A list of clocks, pins or ports.

The unset\_clock\_latency command removes the clock latency set with the set\_clock\_latency command.

unset\_clock\_transition clocks

clocks A list of clocks.

The unset\_clock\_transition command removes the clock transition set with the set\_clock\_transition command.

unset\_clock\_uncertainty [-from|-rise\_from|-fall\_from from\_clock]

[-to|-rise\_to|-fall\_to to\_clock]

[-rise]
[-fall]
[-setup]
[-hold]
[objects]

-from from\_clock

-to to\_clock

-rise The uncertainty is for the rising edge of the clock.

-fall The uncertainty is for the falling edge of the clock.

-setup *uncertainty* is the setup check uncertainty.

-hold *uncertainty* is the hold uncertainty.

uncertainty Clock uncertainty.

objects A list of clocks, ports or pins.

The unset\_clock\_uncertainty command removes clock uncertainty defined with the set\_clock\_uncertainty command.

<pre>unset_data_check [-from -rise_from -fall_from f</pre>	trom ob:	obiecti	
--	----------	---------	--

[-to|-rise\_to|-fall\_to to\_object]

[-setup]
[-hold]

[-clock clock]

-from *from\_object* A pin used as the timing check reference.

-to to\_object A pin that the setup/hold check is applied to.

-setup Add a setup timing check.

-hold Add a hold timing check.

clock The setup/hold check clock.

The unset\_clock\_transition command removes a setup or hold check defined by the set\_data\_check command.

unset\_disable\_inferred\_clock\_gating objects

objects A list of clock gating instances, clock gating pins, or clock

enable pins.

The unset\_disable\_inferred\_clock\_gating command removes a previous set\_disable\_inferred\_clock\_gating command.

unset\_disable\_timing [-from from\_port]

[-to to\_port]

objects

from\_port

to\_port

objects A list of instances, ports, pins, cells or [library/]cell/port.

The unset\_disable\_timing command is used to remove the effect of previous set\_disable\_timing commands.

unset_input_delay	[-rise]
	[-fall]
	[-max]
	[-min]
	[-clock <i>clock</i> ]
	[-clock_fall]
	port_pin_list
-rise	Unset the arrival time for the rising edge of the input.
-fall	Unset the arrival time for the falling edge of the input.
-max	Unset the minimum arrival time.
-min	Unset the maximum arrival time.

clock Unset the arrival time from clock.

-clock\_fall Unset the arrival time from the falling edge of *clock* 

pin\_port\_list

A list of pins or ports.

The unset\_input\_delay command removes a previously defined set\_input\_delay.

unset_output_delay	<pre>[-rise] [-fall] [-max] [-min] [-clock clock] [-clock_fall] port_pin_list</pre>
-rise	This is the arrival time for the rising edge of the input.
-fall	This is the arrival time for the falling edge of the input.
-max	This is the minimum arrival time.
-min	This is the maximum arrival time.
clock	The arrival time is from this clock.
-clock_fall	The arrival time is from the falling edge of clock
pin_port_list	A list of pins or ports.

The unset\_output\_delay command a previously defined set\_output\_delay.

unset_path_exceptions	[-setup]
	[-hold]
	[-rise]
	[-fall]
	[-from -rise_from -fall_from from]
	[-through -rise_through -fall_through <i>through</i> ]
	[-to -rise_to -fall_to <i>to</i> ]
-setup	Unset path exceptions for setup checks.
-hold	Unset path exceptions for hold checks.
-rise	Unset path exceptions for rising path edges.

-fall Unset path exceptions for falling path edges.

-from *from* A list of clocks, instances, ports or pins.

-through through A list of instances, pins or nets.

-to to A list of clocks, instances, ports or pins.

The unset\_path\_exceptions command removes any matching set\_false\_path, set\_multicycle\_path, set\_max\_delay, and set\_min\_delay exceptions.

#### unset\_propagated\_clock objects

objects A list of clocks, ports or pins.

Remove a previous set\_propagated\_clock command.

#### unset\_timing\_derate

Remove all derating factors set with the set\_timing\_derate command.

### user\_run\_time

Returns the total user cpu run time in seconds as a float.

```
with_output_to_variable var { commands }
```

*var* The name of a variable to save the output of *commands* to.

commands TCL commands that the output will be redirected from.

The with\_output\_to\_variable command redirects the output of TCL commands to a variable.

-path\_args path\_args
-spice\_directory spice\_directory
-lib\_subckt\_file lib\_subckts\_file
-model\_file model\_file
-power power
-ground ground
[-simulator hspice|ngspice|xyce]

path\_args
-from|-through|-to arguments as in report\_checks.

spice\_directory Directory for spice to write output files.

lib\_subckts\_file Cell transistor level subckts.

model\_file Transistor model definitions .included by spice\_file.

power Voltage supply name in voltage\_map of the default liberty library.

*ground* Ground supply name in *voltage\_map* of the default liberty library.

-simulator Simulator that will read the spice netlist.

The write\_path\_spice command writes a spice netlist for timing paths. Use *path\_args* to specify - from/-through/-to as arguments to the find\_timing\_paths command. For each path, a spice netlist and the subckts referenced by the path are written in *spice\_directory*. The spice netlist is written in path\_<id>.sp and subckt file is path\_<id>.subckt.

The spice netlists used by the path are written to  $subckt\_file$ , which spice\_file .includes. The device models used by the spice subckt netlists in  $model\_file$  are also .included in spice\_file. Power and ground names are specified with the -power and -ground arguments. The spice netlist includes a piecewise linear voltage source at the input and .measure statement for each gate delay and pin slew.

#### Example command:

filename

```
write_path_spice -path_args {-from "in0" -to "out1" -unconstrained} \
    -spice_directory $result_dir \
    -lib_subckt_file "write_spice1.subckt" \
    -model_file "write_spice1.models" \
    -power VDD -ground VSS
```

When the simulator is hspice, .measure statements will be added to the spice netlist.

When the simulator is Xyce, the .print statement selects the CSV format and writes the waveform data to a file name path\_<id>.csv so the results can be used by gnuplot.

write_sdc	[-digits digits]
	[-gzip]
	[-no_timestamp]
	filename
digits	The number of digits after the decimal point to report. The default is 4.
-gzip	Compress the SDC with gzip.
	B
-no_timestamp	Do not include a time and date in the SDC file.

The name of the file to write the constraints to.

Write the constraints for the design in SDC format to *filename*.

write_sdf	<pre>[-corner corner] [-divider / .] [-include_typ] [-digits digits] [-gzip] [-no_timestamp] [-no_version]</pre>
	filename
corner	Write delays for corner.
-divider	Divider to use between hierarchy levels in pin and instance names.
-include_typ	Include a 'typ' value in the SDF triple that is the average of min and max delays to satisfy some Verilog simulators that require three values in the delay triples.
-digits <i>digits</i>	The number of digits after the decimal point to report. The default is 4.
-gzip	Compress the SDF using gzip.
-no_timestamp	Do not write a DATE statement.
-no_version	Do not write a VERSION statement.
filename	The SDF filename to write.

Write the delay calculation delays for the design in SDF format to *filename*. If -corner is not specified the min/max delays are across all corners. With -corner the min/max delays for *corner* are written. The SDF TIMESCALE is same as the time\_unit in the first liberty file read.

write_timing_model	[-library_name lib_name] [-cell_name cell_name] [-corner corner] filename
-library_name lib_name	The name to use for the liberty library. Defaults to cell_name.
-cell_name cell_name	The name to use for the liberty cell. Defaults to the top level module name.
-corner <i>corner</i>	The process corner to use for extracting the model.
filename	Filename for the liberty timing model.

The write\_timing\_model command constructs a liberty timing model for the current design and writes it to filename. cell\_name defaults to the cell name of the top level block in the design.

The SDC used to extract the block should include the clock definitions. If the block contains a clock network set\_propagated\_clock should be used so the clock delays are included in the timing model. The following SDC commands are ignored when bulding the timing model.

```
set_input_delay
set_output_delay
set_load
set_timing_derate
```

Using set\_input\_transition with the slew from the block context will be used will improve the match between the timing model and the block netlist. Paths defined on clocks that are defined on internal pins are ignored because the model has no way to include the clock definition.

The resulting timing model can be used in a hierarchical timing flow as a replacement for the block to speed up timing analysis. This hierarchical timing methodology does not handle timing exceptions that originate or terminate inside the block. The timing model includes:

```
combinational paths between inputs and outputs setup and hold timing constraints on inputs clock to output timing paths
```

Resistance of long wires on inputs and outputs of the block cannot be modeled in Liberty. To reduce inaccuracies from wire resistance in technologies with resistive wires place buffers on inputs and ouputs.

The extracted timing model setup/hold checks are scalar (no input slew dependence). Delay timing arcs are load dependent but do not include input slew dependency.

```
| c-sort | [-include_pwr_gnd] | [-remove_cells lib_cells] | filename |
|-sort | Sort the instances in the netlist. |
|-include_pwr_gnd | Include power and ground pins on instances. |
|-remove_cells lib_cells | Liberty cells to remove from the verilog netlist. Use get_lib_cells, a list of cells names, or a cell name with wildcards. |
|-filename | Filename for the liberty library.
```

The write\_verilog command writes a verilog netlist to *filename*. Use -sort to sort the instances so the results are reproducible across operating systems. Use -remove\_cells to remove instances of *lib\_cells* from the netlist.

# **Filter Expressions**

The get\_cells, get\_pins, get\_ports and get\_timing\_edges functions support filtering the returned objects by property values. Supported filter expressions are shown below.

property	Return objects with <i>property</i> value equal to 1.
property==value	Return objects with <i>property</i> value equal to <i>value</i> .
property=~pattern	Return objects with <i>property</i> value that matches <i>pattern</i> .
property!=value	Return objects with <i>property</i> value not equal to <i>value</i> .
property!~value	Return objects with <i>property</i> value that does not match <i>pattern</i> .
expr1&&expr2	Return objects with <i>expr1</i> and <i>expr2</i> . <i>expr1</i> and <i>expr2</i> are one of the first three property value forms shown above.
expr1  expr2	Return objects with <i>expr1</i> or <i>expr2</i> . <i>expr1</i> and <i>expr2</i> are one of the first three property value forms shown above.

where *property* is an property supported by the get\_property command. Note that if there are spaces in the expression it must be enclosed in quotes so that it is a single argument.

## **Variables**

hierarchy_separator	Any character.	

The hierarchy\_separator separates instance names in a hierarchical instance, net, or pin name. The default value is '/'.

```
sta_bidirect_net_paths_enabled 0|1
```

When set to 0, paths from bidirectional (inout) ports back through nets are disabled. When set to 1, paths from bidirectional paths from the net back into the instance are enabled. The default value is 0.

```
sta_continue_on_error 0|1
```

The source and read\_sdc commands stop and report any errors encountered while reading a file unless sta\_continue\_on\_error is 1. The default value is 0.

When the data and clock paths of a timing check overlap (see sta\_crpr\_enabled), pessimism is removed independent of whether of the path rise/fall transitions. When sta\_crpr\_mode is same\_transition, the pessimism is only removed if the path rise/fall transitions are the same. The default value is same\_pin.

When set to 0, default timing arcs with no condition (Liberty timing arcs with no "when" expression) are disabled if there are other conditional timing arcs between the same pins. The default value is 1.

sta\_crpr\_enabled 0|1

During min/max timing analysis for on\_chip\_variation the data and clock paths may overlap. For a setup check the maximum path delays are used for the data and the minimum path delays are used for the clock. Because the gates cannot simultaneously have minimum and maximum delays the timing check slack is pessimistic. This pessimism is known as Common Reconvergent Pesssimism Removal, or "CRPR". Enabling CRPR slows down the analysis. The default value is 1.

sta\_dynamic\_loop\_breaking 0|1

When sta\_dynamic\_loop\_breaking is 0, combinational logic loops are disabled by disabling a timing arc that closes the loop. When sta\_dynamic\_loop\_breaking is 1, all paths around the loop are reported. The default value is 0.

sta\_gated\_clock\_checks\_enabled 0|1

When sta\_gated\_clock\_checks\_enabled is 1, clock gating setup and hold timing checks are checked. The default value is 1.

sta\_input\_port\_default\_clock 0|1

When sta\_input\_port\_default\_clock is 1 a default input arrival is added for input ports that do not have an arrival time specified with the set\_input\_delay command. The default value is 0.

sta\_internal\_bidirect\_instance\_paths\_enabled 0|1

When set to 0, paths from bidirectional (inout) ports back into the instance are disabled. When set to 1, paths from bidirectional ports back into the instance are enabled. The default value is 0.

sta\_pocv\_enabled 0|1

Enable parametric on chip variation using statistical timing analysis. The default value is 0.

sta\_propagate\_all\_clocks 0|1

All clocks defined after sta\_propagate\_all\_clocks is set to 1 are propagated. If it is set before any clocks are defined it has the same effect as

set\_propagated\_clock [all\_clocks]

after all clocks have been defined. The default value is 0.

sta\_propagate\_gated\_clock\_enable 0|1

When set to 1, paths of gated clock enables are propagated through the clock gating instances. If the gated clock controls sequential elements setting sta\_propagate\_gated\_clock\_enable to 0 prevents spurious paths from the clock enable. The default value is 1.

sta\_recovery\_removal\_checks\_enabled 0|1

When sta\_recovery\_removal\_checks\_enabled is 0, recovery and removal timing checks are disabled. The default value is 1.

sta\_report\_default\_digits integer

The number of digits to print after a decimal point. The default value is 2.

sta\_preset\_clear\_arcs\_enabled 0|1

When set to 1, paths through asynchronous preset and clear timing arcs are searched. The default value is 0.

# Alphabetical Index

all clocks	6
all inputs	6
all_outputs	6
all_registers	6
check_setup	7
Command Line Arguments	1
Commands	6
connect_pin	7
create_generated_clock	9
create_voltage_area	
current_design	. 10
current_instance	
define corners	
delete_clock	
delete_from_list	.11
delete_generated_clock	.11
delete_instance	
delete_net	
disconnect pin	
elapsed_run_time	
Example Command Scripts	ī
Filter Expressions	.77
find_timing_paths	13
get_cells	14
get_clocks	15
get_fanin	16
get fanout	
get_full_name	
get_lib_pins	18
get_libs	18
get_name	20
get_netsget_nets	19
get_pins	20
get_ports	21
get_propertyget_nroperty	21
get_timing_edges	24
group_path	25
hierarchy_separator	78
link_design	
make instance	
make net	
Power Analysis	
read liberty	
read_libertyread_saif	
read_sdc	28
	. 28
read_spef	
read_vcd	
read_verilog	
redirection	
replace_cellreport_appotated_check	
report_annotated_check	
report_annotated_delay	
report_check_types	
report_checks	
report_clock_latency	
report_clock_min_period	
report_clock_properties	
report_clock_skew	
report_dcalc	
report disabled edges	. 39

report lib cell	report_instance	
report power		
report power	report_net	. 39
report pulse width checks		
Import   Slews	report_powerreport_nulse_width_checks	40
report_units.	report_slews	41
report_worst_slack.	report units	.41
set_assigned_transition.       43         set_assigned_transition.       44         set_clock_gating_check.       44         set_clock_gating.       45         set_clock_transition.       46         set_clock_transition.       46         set_clock_transition.       46         set_clock_uncertainty.       47         set_clock_transition.       48         set_clase_left.       49         set_disable_inferred_clock_gating.       50         set_disable_inferred_clock_gating.       53         set_late_inferred_clock_gating.       53         set_late_inferred_clock_gating.       53 </td <td>report worst slack</td> <td>. 41</td>	report worst slack	. 41
set_assigned_transition         43           set_case_analysis         44           set_clock gating_check         44           set_clock Incovers         45           set_clock Incovers         46           set_clock uncertainty         47           set_disable liming         49           set_disable liming		
set clase analysis       44         set clock groups       45         set clock Incertainty       46         set clock uncertainty       47         set clock uncertainty       47         set cmd units       48         set data check       49         set disable liming       49         set disable liming       49         set divining_cell       50         set divining_cell       51         set laise path       52         set lainout load       53         set laie latency       53         set ideal latency       53         set ideal letwork       53         set input dielay       53         set input dielay       53         set level shifter strategy       55         set logic_dc       56         set logic_dc       56         set logic_zero       56         set max area       57         set max delay       57         set max delay       57         set max fanout       58         set max fanout       59         set min capacitance       59         set min clay       60         set min pul	set_assigned_delay	. 43
set clock gating check       44         set clock latency       46         set clock Larensition       46         set clock uncertainty       47         set clock uncertainty       47         set clock uncertainty       47         set close linered clock gating       49         set disable limered clock gating       49         set disable timing       49         set drive       50         set lanout load       51         set lanout load       53         set lanout load       53         set load latency       53	set_assigned_transition	. 43
set clock froups       45         set clock transition       46         set clock uncertainty       47         set clock uncertainty       48         set data check       49         set disable inferred clock gating       49         set disable liming       49         set driving cell       50         set driving cell       51         set driving cell       51         set lalse path       52         set lale path       53         set ladeal latency       53         set ladeal latency       53         set ideal ransition       53         set input delay       53         set input delay       53         set level shifter strategy       55         set logic oc       56         set logic oc       56         set logic one       56         set logic zero       56         set max area       57         set max delay       57         set max delay       57         set max fanout       58         set max fanout       60         set min claba       60         set min pulse width       60	set_case_analysis	. 44
set clock Iatency       46         set clock uncertainty       47         set cmd_units       48         set data check       49         set disable inferred clock gating       49         set disable itming       49         set disable itming cell       50         set drive       50         set drive       50         set failse path       52         set fanout load       53         set inearchy separator       53         set ideal latency       53         set ideal network       53         set ideal network       53         set input delay       53         set input transition       55         set level shifter strategy       55         set level shifter threshold       55         set logic one       56         set logic one       56         set logic zero       56         set max capacitance       57         set max acapacitance       57         set max and leav       58         set max fanout       58         set max fanout       58         set max lander       59         set min pulse width       60	set_clock_gating_checkset_clock_gating_check	.44
set clock transition.       46         set clock uncertainty.       47         set data check.       49         set disable inferred clock gating.       49         set disable timing.       49         set diviving cell.       50         set false path.       52         set false path.       52         set inaout load.       53         set ideal latency.       53         set ideal latency.       53         set ideal transition.       53         set input delay.       53         set input transition.       53         set level shifter strategy.       55         set level shifter threshold       55         set logic one.       56         set logic one.       56         set logic one.       56         set max area.       57         set max delay.       57         set max delay.       57         set max leakage power       58         set max leakage power       58         set min clelay.       60         set min pulse width       60         set poyagated clock       64         set poyagated clock       64         set poyagat	set_clock_groupsset_clock_latency	46
set_clock_uncertainty.       47         set_clock_uncertainty.       48         set_closable_initered_clock_gating.       49         set_disable_liming.       49         set_dive.       50         set_driving_cell.       51         set_driving_cell.       51         set_lanout_load.       53         set_lanout_load.       53         set_ideal_latercy.       53         set_ideal_network.       53         set_ideal_network.       53         set_ideal_transition.       53         set_input_transition.       53         set_level_shifter_strategy.       55         set_level_shifter_transition.       55         set_logic_one.       56         set_logic_one.       56         set_logic_one.       56         set_logic_one.       56         set_max_capacitance.       57         set_max_area.       57         set_max_area.       57         set_max_area.       58         set_max_lime_borrow.       58         set_max_lime_borrow.       58         set_max_lime_borrow.       58         set_min_in_palatance.       59         set_min_in		
set data check       49         set disable_timing       49         set_disable_timing       49         set_drive       50         set_driving_cell       51         set_fanout_load       53         set_fanout_load       53         set_inearchy_separator       53         set_ideal_latency       53         set_ideal_network       53         set_ideal_transition       53         set_input_delay       53         set_input_transition       55         set_level_shifter_strategy       55         set_level_shifter_strategy       55         set_logic_dc       55         set_logic_one       56         set_logic_zero       56         set_logic_zero       56         set_logic_zero       56         set_max_acpacitance       57         set_max_depacitance       57         set_max_depacitance       57         set_max_time_borrow       58         set_max_transition       58         set_max_transition       59         set_min_capacitance       59         set_min_capacitance       59         set_operating_conditions       62 <td>set_clock_uncertainty</td> <td>. 47</td>	set_clock_uncertainty	. 47
set disable_inferred_clock_gating       49         set_drive       50         set_drive       50         set_driving_cell       51         set_false_path       52         set_false_path       53         set_hierarchy_separator       53         set_hierarchy_separator       53         set_ideal_latency       53         set_ideal_network       53         set_ideal_transition       53         set_ideal_transition       55         set_input_transition       55         set_lovel_shifter_strategy       55         set_lovel_shifter_threshold       55         set_logic_one       55         set_logic_one       56         set_logic_one       56         set_logic_one       56         set_logic_one       56         set_max_capacitance       57         set_max_drea       57         set_max_drea       57         set_max_drea       57         set_max_lanalun_bower       58         set_max_lanalun_bower       58         set_max_lanalun_bower       58         set_min_capacitance       59         set_min_capacitance       59 <td></td> <td></td>		
set disable timing       49         set driving cell       51         set lange path       52         set lanout load       53         set hierarchy separator       53         set ideal attency       53         set ideal network       53         set ideal ransition       53         set input delay       53         set input transition       55         set level shifter strategy       55         set level shifter threshold       55         set logic do       55         set logic one       56         set logic zero       56         set logic zero       56         set max area       57         set max delay       57         set max delay       57         set max fanout       58         set max fanout       58         set max ime borrow       58         set max ime borrow       58         set min delay       60         set min delay       60         set min delay       60         set porpagated lock       64         set power activity       64         set power activity       64         se	set_data_check	. 49
set driving, cell.       50         set false_path.       52         set_lanout_load.       52         set_lanout_load.       53         set_lace_latency       53         set_loeal_latency       53         set_ideal_network.       53         set_ideal_transition       53         set_input_delay.       53         set_input_transition       55         set_level_shifter_strategy.       55         set_level_shifter_strategy.       55         set_load.       55         set_logic_dc.       55         set_logic_dc.       56         set_logic_ace.       56         set_logic_ace.       57         set_max_transition       58         set_max_transition	set_disable_interred_clock_gating	.49
set fairwing cell       51         set faise path       52         set fainout load       53         set lideal fateroy       53         set ideal network       53         set ideal network       53         set ideal transition       53         set input delay       53         set level shifter strategy       55         set level shifter threshold       55         set logic do       55         set logic one       56         set logic zero       56         set max area       57         set max capacitance       57         set max delay       57         set max fanout       58         set max leakage power       58         set max leakage power       58         set max lime borrow       58         set min capacitance       59         set min pulse width       60         set min pulse width       60         set min pulse resistance       67         set pore fanout number       64         set pore fanout number       64         set pore sistance       67         set resistance       67         set set sense       6	set_disable_timing	. 49
set false_path       52         set fanout load       53         set false_path       53         set fileactory       53         set ideal facecy       53         set ideal transition       53         set input_transition       53         set input_transition       55         set level shifter strategy       55         set level shifter threshold       55         set logic_dc       55         set logic_dc       56         set logic_cdc       56         set logic_cene       56         set logic_pone       56         set max_logic_pone       <		
set flanout load         53           set hierarchy separator         53           set ideal network         53           set ideal ransition         53           set input dransition         53           set input transition         55           set level shifter strategy         55           set level shifter threshold         55           set logic dc         55           set logic one         56           set logic zero         56           set max area         57           set max capacitance         57           set max delay         57           set max delay         57           set max fanout         58           set max leakage power         58           set max lime borrow         58           set min capacitance         59           set min pulse width         60           set min pulse width         60           set min pulse width         61           set operating conditions         62           set port fanout number         63           set port activity         64           set port activity         64           set port activity         64	set false path	.52
set ideal latency       53         set ideal ransition       53         set ideal transition       53         set input transition       55         set input transition       55         set level shifter strategy       55         set level shifter threshold       55         set logic dc       56         set logic zer       56         set logic zer       56         set max area       57         set max delay       57         set max dynamic power       58         set max fanout       58         set max fine borrow       58         set max time borrow       58         set min capacitance       59         set min delay       60         set min pulse width       60         set min pulse orditions       61         set output delay       63         set power_activity       64         set port fanout number       64         set port fanout number       64         set power_activity       65         set tresistance       67         set sense       65         set liming derate       66         set units       67		
set _ideal_ transition       53         set _input_ delay       53         set _input_ transition       55         set _level_ shifter_ strategy       55         set _level_ shifter_ threshold       55         set _logic_ dc       56         set _logic_ dc       56         set _logic_ one       56         set _logic_ zero       56         set _max_ area       57         set _max_ delay       57         set _max_ dynamic_ power       58         set _max_ fanout       58         set _max_ leakage_ power       58         set _max_ time_ borrow       58         set _min_ capacitance       59         set _min_ delay       58         set _min_ lulse_ width       60         set _min_ pulse_ width       60         set _min_ pulse_ width       60         set _operating_ conditions       62         set _operating_ conditions       62         set _operating_ conditions       62         set _operating_ conditions       62         set_ power_ activity.       64         set_ power_ activity.       64         set_ power_ activity.       65         set_ resistance.	set_hierarchy_separator	. 53
set_ideal_transition.       53         set_input_transition.       55         set_input_transition.       55         set_level_shifter_strategy.       55         set_level_shifter_strategy.       55         set_logic_de.       55         set_logic_de.       56         set_logic_ore.       56         set_logic_zero.       56         set_max_area.       57         set_max_delay.       57         set_max_delay.       57         set_max_delay.       57         set_max_delay.       57         set_max_leakage_power.       58         set_max_transition.       58         set_max_transition.       59         set_min_capacitance.       59         set_min_delay.       60         set_min_delay.       60         set_min_delay.       60         set_min_delay.       60         set_output_delay.       60         set_output_delay.       63         set_ore_activity.       64         set_power_activity.       64         set_power_activity.       64         set_power_activity.       64         set_resistance.       65 <td></td> <td></td>		
set_input_transition       53         set_input_transition       55         set_level_shifter_strategy       55         set_level_shifter_threshold       55         set_logic_dc       56         set_logic_one       56         set_logic_zero       56         set_max_area       57         set_max_capacitance       57         set_max_daplay       57         set_max_daplay       58         set_max_fanout       58         set_max_leakage_power       58         set_max_transition       58         set_max_transition       59         set_min_capacitance       59         set_min_delay       60         set_min_delay       60         set_min_pulse_width       60         set_min_pulse_width       60         set_min_pulse_width       61         set_operating_conditions       62         set_operating_conditions       62         set_operating_conditions       63         set_port_delay       63         set_port_delay       64         set_port_delay       64         set_port_delay       65         set_wire_load_min_block_size		
set_ipput_transition       55         set_level_shifter_strategy       55         set_level_shifter_threshold       55         set_logic_de       56         set_logic_one       56         set_logic_zero       56         set_max_area       57         set_max_capacitance       57         set_max_delay       57         set_max_dynamic_power       58         set_max_leakage_power       58         set_max_transition       59         set_min_capacitance       59         set_min_delay       58         set_min_pulse_width       60         set_min_pulse_width       60         set_output_delay       63         set_output_delay       63         set_port_fanout_number       64         set_port_gasted_clock       64         set_power_activity       64         set_power_activity       64         set_power_activity       64         set_power_activity       64         set_power_activity       64         set_wise_load_min_block_size       65         set_twise_load_min_block_size       68         set_wise_load_model       68	set_ideal_transition	. 53
set level shifter strategy.       55         set level shifter threshold       55         set logic do       55         set logic one.       56         set logic zero.       56         set max area.       57         set max capacitance.       57         set max delay.       57         set max fanout.       58         set max fanout.       58         set max time_borrow.       58         set mix transition.       59         set min capacitance.       59         set min pulse width.       60         set multicycle_path.       61         set output delay.       63         set_port_fanout number.       63         set_port_anout number.       63         set_port_scivity.       64         set_port_scivity.       64         set_port_scivity.       64         set_resistance.       65         set_timing_derate.       66         set_uits.       67         set_wire_load_model.       68         set_wire_load_model.       68		
set level shifter_threshold       55         set_logic_dc       56         set_logic_one       56         set_logic_zero       56         set_max_area       57         set_max_capacitance       57         set_max_delay       57         set_max_dranout       58         set_max_fanout       58         set_max_transition       58         set_max_transition       59         set_min_capacitance       59         set_min_delay       60         set_min_tulticycle_path       60         set_multicycle_path       61         set_operating_conditions       62         set_out_fanout_number       63         set_power_activity       64         set_power_activity       64         set_power_activity       64         set_power_activity       64         set_power_activity       65         set_resistance       67         set_sense       65         set_timing_derate       66         set_units       67         set_wire_load_mode       68         set_wire_load_mode       68		
set   load       55         set   logic_de       56         set   logic_zero       56         set_max_area       57         set_max_capacitance       57         set_max_delay       57         set_max_dynamic_power       58         set_max_leakage_power       58         set_max_time_borrow       58         set_max_transition       59         set_min_capacitance       59         set_min_delay       60         set_multicycle_path       61         set_operating_conditions       62         set_operating_conditions       62         set_port_fanout_number       64         set_power_activity       64         set_power_activity       64         set_propagated_clock       64         set_propagated_clock       64         set_propagated_clock       64         set_power_activity       64         set_propagated_clock       64         set_propagated_clock       64         set_wire_load_mode       66         set_wire_load_mode       68         set_wire_load_mode       68	set level shifter threshold	. 55
set_logic_one.       56         set_logic_zero.       56         set_max_area.       57         set_max_delay.       57         set_max_danout.       58         set_max_lanout.       58         set_max_lime_borrow.       58         set_max_time_borrow.       58         set_min_capacitance.       59         set_min_delay.       60         set_min_pulse_width.       60         set_outlicycle_path.       61         set_output_delay.       63         set_port_fanout_number.       64         set_power_activity.       64         set_propagated_clock.       64         set_pvt.       65         set_sense.       65         set_timing_derate.       66         set_units.       67         set_wire_load_mode.       68         set_wire_load_mode.       68         set_wire_load_mode.       69	set_load	. 55
set_logic_zero       56         set_max_area       57         set_max_capacitance       57         set_max_delay       57         set_max_dynamic_power       58         set_max_fanout       58         set_max_leakage_power       58         set_max_leakage_power       58         set_max_time_borrow       58         set_max_transition       59         set_min_capacitance       59         set_min_pulse_width       60         set_min_pulse_width       60         set_multicycle_path       61         set_output_delay       63         set_output_delay       63         set_port_fanout_number       64         set_power_activity       64         set_poyegated_clock       64         set_pyt       65         set_resistance       67         set_sense       65         set_timing_derate       66         set_units       67         set_wire_load_mode       68         set_wire_load_mode       68         set_wire_load_mode       68         set_wire_load_model       69	set_logic_dc	. 56
set_max_area       57         set_max_capacitance       57         set_max_delay       57         set_max_dynamic_power       58         set_max_fanout       58         set_max_leakage_power       58         set_max_time_borrow       58         set_max_transition       59         set_min_capacitance       59         set_min_delay       60         set_min_lose_width       60         set_multicycle_path       61         set_operating_conditions       62         set_output_delay       63         set_port_fanout_number       64         set_port_fanout_number       64         set_port_eactivity       64         set_propagated_clock       64         set_pot       65         set_timing_derate       65         set_timing_derate       66         set_units       67         set_wire_load_mode       68         set_wire_load_model       68         set_wire_load_model       68	set_logic_one	. 56
set_max_capacitance     57       set_max_delay     57       set_max_fanout     58       set_max_fanout     58       set_max_time_borrow     58       set_max_transition     59       set_min_capacitance     59       set_min_pulse_width     60       set_melticycle_path     61       set_operating_conditions     62       set_output_delay     63       set_port_fanout_number     64       set_power_activity     64       set_power_activity     64       set_pot     65       set_resistance     67       set_sense     65       set_timing_derate     65       set_timing_derate     66       set_units     67       set_wire_load_mode     68       set_wire_load_model     68       set_wire_load_model     69		
set_max_delay	set_max_area	.5/
set_max_dynamic_power       58         set_max_fanout       58         set_max_leakage_power       58         set_max_time_borrow       58         set_max_transition       59         set_min_capacitance       59         set_min_pulse_width       60         set_multicycle_path       61         set_output_delay       62         set_output_delay       63         set_port_fanout_number       64         set_power_activity       64         set_propagated_clock       64         set_propagated_clock       65         set_resistance       65         set_vir_resistance       65         set_wire_load_min_block_size       66         set_wire_load_mode       68         set_wire_load_model       69		
set_max_fanout.     58       set_max_leakage_power.     58       set_max_time_borrow.     58       set_max_transition.     59       set_min_capacitance.     59       set_min_pulse_width.     60       set_multicycle_path.     61       set_output_delay.     63       set_port_fanout_number.     64       set_power_activity.     64       set_propagated_clock     64       set_pyt.     65       set_resistance.     67       set_sense.     65       set_timing_derate.     66       set_units.     67       set_wire_load_min_block_size.     68       set_wire_load_mode.     68       set_wire_load_model.     69	set max dynamic nower	58
set_max_leakage_power       58         set_max_time_borrow       58         set_max_transition       59         set_min_capacitance       59         set_min_pulse_width       60         set_multicycle_path       61         set_operating_conditions       62         set_output_delay       63         set_port_fanout_number       64         set_power_activity       64         set_power_activity       64         set_pot       65         set_resistance       65         set_resistance       65         set_sense       65         set_units       67         set_units       67         set_wire_load_min_block_size       68         set_wire_load_mode       68         set_wire_load_model       69	set max fanout	. 58
set_max_transition       59         set_min_capacitance       59         set_min_delay       60         set_min_pulse_width       60         set_multicycle_path       61         set_operating_conditions       62         set_output_delay       63         set_port_fanout_number       64         set_power_activity       64         set_propagated_clock       64         set_pvt       65         set_resistance       67         set_sense       65         set_timing_derate       65         set_units       66         set_wire_load_min_block_size       68         set_wire_load_mode       68         set_wire_load_model       68	set_max_leakage_powerset_max_leakage_power	. 58
set_min_capacitance       59         set_min_delay       60         set_min_pulse_width       60         set_multicycle_path       61         set_operating_conditions       62         set_output_delay       63         set_port_fanout_number       64         set_power_activity       64         set_power_activity       64         set_pot_set_olock       64         set_pot_set_olock       65         set_resistance       65         set_sense       65         set_timing_derate       65         set_units       67         set_wire_load_min_block_size       68         set_wire_load_mode       68         set_wire_load_model       68         set_wire_load_model       69		
set_min_delay       60         set_min_pulse_width       60         set_multicycle_path       61         set_operating_conditions       62         set_output_delay       63         set_port_fanout_number       64         set_power_activity       64         set_propagated_clock       64         set_pvt       65         set_resistance       67         set_sense       65         set_timing_derate       66         set_units       67         set_wire_load_min_block_size       68         set_wire_load_mode       68         set_wire_load_model       69		
set_min_pulse_width       60         set_multicycle_path       61         set_operating_conditions       62         set_output_delay       63         set_port_fanout_number       64         set_power_activity       64         set_propagated_clock       64         set_pvt       65         set_resistance       67         set_sense       65         set_timing_derate       66         set_units       67         set_wire_load_min_block_size       68         set_wire_load_mode       68         set_wire_load_model       69		
set_multicycle_path       61         set_operating_conditions       62         set_output_delay       63         set_port_fanout_number       64         set_power_activity       64         set_propagated_clock       64         set_pvt       65         set_resistance       67         set_sense       65         set_timing_derate       66         set_units       67         set_wire_load_min_block_size       68         set_wire_load_mode       68         set_wire_load_model       69	set min nulse width	60
set_operating_conditions.       62         set_output_delay.       63         set_port_fanout_number.       64         set_power_activity.       64         set_propagated_clock.       64         set_pvt.       65         set_resistance.       67         set_sense.       65         set_timing_derate.       66         set_units.       67         set_wire_load_min_block_size.       68         set_wire_load_mode.       68         set_wire_load_model.       69		
set_output_delay       63         set_port_fanout_number       64         set_power_activity       64         set_propagated_clock       64         set_pvt       65         set_resistance       67         set_sense       65         set_timing_derate       66         set_units       67         set_wire_load_min_block_size       68         set_wire_load_mode       68         set_wire_load_model       69		
set_power_activity       64         set_propagated_clock       64         set_pvt       65         set_resistance       67         set_sense       65         set_timing_derate       66         set_units       67         set_wire_load_min_block_size       68         set_wire_load_mode       68         set_wire_load_model       69		
set_propagated_clock       64         set_pvt       65         set_resistance       67         set_sense       65         set_timing_derate       66         set_units       67         set_wire_load_min_block_size       68         set_wire_load_mode       68         set_wire_load_model       69		
set_pvt       65         set_resistance       67         set_sense       65         set_timing_derate       66         set_units       67         set_wire_load_min_block_size       68         set_wire_load_mode       68         set_wire_load_model       69	set_power_activity	. 64
set_resistance		
set_sense       65         set_timing_derate       66         set_units       67         set_wire_load_min_block_size       68         set_wire_load_mode       68         set_wire_load_model       69		
set_timing_derate66set_units67set_wire_load_min_block_size68set_wire_load_mode68set_wire_load_model69		
set_units67set_wire_load_min_block_size68set_wire_load_mode68set_wire_load_model69		
set_wire_load_min_block_size		
set_wire_load_model69	set_wire_load_min_block_size	. 68
set_wire_load_selection_group69		
	set_wire_ioad_selection_group	. 69

source	69
SPEF	29
sta_bidirect_net_paths_enabled	78
sta_cond_default_arcs_enabled	78
sta continue on error	78
sta_crpr_enabled	79
sta crpr mode	78
sta_dynamic_loop_breaking	79
sta gated clock checks enabled	79
sta_input_port_default_clock	79
sta_internal_bidirect_instance_paths_enabled	79
sta_pocv_enabled	79
sta_preset_clear_arcs_enabled	80
sta_propagate_all_clocks	79
sta_propagate_gated_clock_enable	80
sta_recovery_removal_checks_enabled	80
sta_report_default_digits	80
TCL Interpreter	
Timing Analysis using SDF	2
Timing Analysis with Multiple Process Corners	2
unset_case_analysis	
unset_clock_latency	
unset_clock_transition	
unset_clock_uncertainty	
unset_data_check	/1
unset_disable_inferred_clock_gating	
unset_disable_timing	
unset_input_delay	
unset_output_delay	
unset_path_exceptionsunset_propagated_clock	
unset_timing_derate	74 7 <i>1</i>
user run time	74 7 <i>1</i>
Variables	
verilog netlist.	
with_output_to_variable	
write_path_spice	77 7 <i>1</i> 1
write_patr_spicewrite_sdc	
write_sdf	
write_timing_model	76 76
write_uming_modelwrite_verilog	77

Version 2.6.0, Sep 23, 2024 Copyright (c) 2024, Parallax Software, Inc.

This program is free software: you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation, either version 3 of the License, or (at your option) any later version.

This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for more details.

You should have received a copy of the GNU General Public License along with this program. If not, see <a href="https://www.gnu.org/licenses/">https://www.gnu.org/licenses/</a>>.