

MAPÚA MALAYAN COLLEGES MINDANAO

SAP (SIMPLE-AS-POSSIBLE) COMPUTER DESIGN AND DEVELOPMENT

A Modular Assessment submitted in Partial Fulfillment of the Requirements for the Course CPE131L-1 Computer Architecture and Organization (Laboratory)

by:

Ralph Edcel R. Fabian
Bryxter N. Bulisig
Florencio N. Pulido III
Louis Raphael Q. Lagare
Peter Anthony Miles O. Laporre

Bachelor of Science in Computer Engineering

Course Professor

Marlon V. Maddara

College of Engineering and Architecture

TABLE OF CONTENTS

TITLE PAGE	1
TABLE OF CONTENTS	2
INTRODUCTION	3
COMPLETE SOURCE CODE	4
PROGRAM OUTPUT AND PROGRAM GUIDE	22
FINDINGS, OBSERVATIONS, AND COMMENTS	29
REFERENCES	

OVERVIEW OF THE APPLICATION

The Simple as Possible (SAP) computer developed using Xilinx AMD [1] Software is designed to implement fundamental computer architecture concepts. The SAP computer focuses on the basics of instruction processing, memory management, and arithmetic operations. Its simplicity makes it an excellent tool for educational purposes, providing an introduction to key concepts such as instruction execution, memory addressing, control units, and arithmetic logic units (ALUs) [2]. The project involves designing key components such as the program counter, instruction memory, register file, ALU, data memory, and control unit, all of which work together to execute instructions following the RISC-V architecture.

The SAP computer operates in a controlled environment where the processing of instructions follows a cycle that includes fetching from memory, decoding, executing, and storing the results [3]. The instructions used in this project such as load, store, branch, arithmetic, and logical operations form the core of the instruction set architecture. This project focuses only on the use of R-type, I-type, S-type, and B-type instructions, leveraging simple control signals to facilitate smooth execution of operations.

Through this project, fundamental aspects of computer architecture were explored and implemented which provides hands-on experience in designing and optimizing a working computing system. The focus on simplicity ensures that the system can be easily understood and further expanded by students or beginners looking to delve into the intricacies of computer design.

COMPLETE SOURCE CODE

```
File Hierarchy
   Hierarchy
    datapath 32bit
   datapath_32bit (datapath_32bit.sch)
          XLXI_1 - instr_mem_32bit (instr_mem_32bit.v)
          XLXI_7 - imm_reg_11to7 (imm_reg_11to7.v)
          XLXI_6 - imm_reg_31to25 (imm_reg_31to25.v)
          XLXI_8 - imm_reg_31to20 (imm_reg_31-20.v)
          XLXI_34 - imm_mux_31 (imm_mux_31.v)
          XLXI_35 - sign_extender (sign_extender.v)
          XLXI_36 - register_file (register_file.v)
          XLXI_37 - alu_src_mux_21 (alu_src_mux_21.v)
          XLXI 38 - alu (alu.v)
          XLXI_39 - data_memory (data_memory.v)
          XLXI_40 - memtoreg_mux_31 (memtoreg_mux_31.v)
          XLXI_43 - pc_count_4 (pc_count_4.v)
          XLXI_44 - pc_count_branch (pc_count_branch.v)
          XLXI_46 - logic_component (logic_component.v)
          XLXI_48 - pc_increment_mux_21 (pc_increment_mux_21
          XLXI_51 - prog_counter (prog_counter.v)
          XLXI_50 - control_unit_2 (control_unit_2.v)
Github Link: https://github.com/EDCEL02/RISC-V-SAP-
```

```
Instruction Memory
module instr mem 32bit(
   input [31:0] count,
                                  // Address provided by
the program counter
                                // Reset signal
   input rst,
    output [31:0] instr code
                                   // 32-bit instruction
output
);
      reg [7:0] mem [100:0];
                                // Memory to hold larger
space using 16-bit addressing
    assign instr code = {mem[count+3], mem[count+2],
mem[count+1], mem[count]};
         always @(rst)
         begin
              if(rst == 1)
                   begin
                        // Little-endian format (least
significant byte first)
                        //sw x20, -1(x30) | | x20 = 0xB;
x30 = 0xA
                        mem[16'h0000] = 8'hA3; // LSB
(least significant byte)
                        mem[16'h0001] = 8'h2F;
                        mem[16'h0002] = 8'h4F;
```

```
mem[16'h0003] = 8'hFF;
                                                         MSB
(most significant byte)
                          //sw x21, -2(x31) | | x21 = 0x5;
x31 = 0x9
                         mem[16'h0004] = 8'h23;
                         mem[16'h0005] = 8'hAF;
                         mem[16'h0006] = 8'h5F;
                         mem[16'h0007] = 8'hFF;
                         //1w x22, -1(x30)
                       mem[16'h0008] = 8'h03;
                         mem[16'h0009] = 8'h2B;
                         mem[16'h000A] = 8'hFF;
                         mem[16'h000B] = 8'hFF;
                         //lw x23, -2 (x31)
                         mem[16'h000C] = 8'h83;
                         mem[16'h000D] = 8'hAB;
                         mem[16'h000E] = 8'hEF;
                         mem[16'h000F] = 8'hFF;
                         //xor x24, x22, x23
                         mem[16'h0010] = 8'h33;
                         mem[16'h0011] = 8'h4C;
                         mem[16'h0012] = 8'h7B;
                         mem[16'h0013] = 8'h01;
                         //beq x24, x1, 8
                         mem[16'h0014] = 8'h63;
                         mem[16'h0015] = 8'h08;
                         mem[16'h0016] = 8'h1C;
                         mem[16'h0017] = 8'h00;
                          //skipped
                       mem[16'h0018] = 8'hA3;
                         mem[16'h0019] = 8'h12;
                         mem[16'h001A] = 8'h7B;
                         mem[16'h001B] = 8'h01;
                         mem[16'h001C] = 8'h33;
                         mem[16'h001D] = 8'h1C;
                         mem[16'h001E] = 8'h3B;
                         mem[16'h001F] = 8'h41;
                         mem[16'h0020] = 8'h53;
                         mem[16'h0021] = 8'h6C;
                         mem[16'h0022] = 8'h8B;
                         mem[16'h0023] = 8'h91;
                          //branched
                          //addi x25, x24, -2
                         mem[16'h0024] = 8'h93;
                         mem[16'h0025] = 8'h0C;
                         mem[16'h0026] = 8'hEC;
                         mem[16'h0027] = 8'hFF;
```

```
end end endmodule
```

```
input [4:0] imm 11to7, // Immediate from bits 11:7
(5 bits)
   input [1:0] instruction type, // Control signal from
the control unit
   output reg [11:0] imm out // 12-bit output immediate
);
 always @(*) begin
       case (instruction type)
           2'b00: begin
               // R-type: Do nothing (output should remain
unchanged)
               imm out = 12'b0; // Output zero as a
default for R-type
            end
            2'b01: begin
               // I-type: Output immediate from bits 31:20
(12-bit value)
               imm out = imm 31to20;
            end
                    2'b10: begin
                // S-type: Combine 31:25 (7 bits) and 11:7
(5 bits)
                imm_out = {imm 31to25, imm 11to7};
           end
            2'b11: begin
               //
                  B-type: Combine imm[31], imm[7],
imm[30:25], imm[11:8]
               imm_out = \{imm 31to25[6], imm 11to7[0],
imm 31to25[5:0], imm 11to7[4:1]};
           end
                   default: begin
                imm out = 12'b0; // Default to 0 in case of
an invalid instruction type
           end
          endcase
    end
endmodule
```

```
Register File
module register file(
          input [4:0] RR 1, //read register 1
          input [4:0] RR 2, //read register 2
          input [4:0] WA,
                            //Write Address
          input [31:0] WD, //Write Data
          output [31:0] RD 1, //Read Data 1
          output [31:0] RD 2, //Read Data 2
          input reg wr, //register write from control unit
          input clk,
          input rst
    );
          integer i = 0;
          reg [31:0] reg mem [31:0];
        // Reset logic
          always @(posedge clk) begin
               if (rst == 1) begin
                          // Initialize registers
                      reg mem[0] <= 32'h00000000; //Keep
this 0
                                   <= 32'h0000000E;
                      reg mem[1]
                      reg mem[2]
                                   <= 32'h00000000;
                      reg mem[3]
                                  <= 32'h00000000;
                                  <= 32'h00000000;
                      reg mem[4]
                      reg mem[5]
                                   <= 32'h00000000;
                      reg mem[6]
                                  <= 32'h00000000;
                                   <= 32'h00000000;
                      reg mem[7]
                                   <= 32'h00000000;
                      reg mem[8]
                                   <= 32'h00000000;
                      reg mem[9]
                      reg mem[10] <= 32'h00000000;
                      reg mem[11] <= 32'h00000000;
                      reg mem[12] <= 32'h00000000;
                      reg_mem[13] <= 32'h00000000;</pre>
                      reg_mem[14] <= 32'h00000000;
                      reg mem[15] <= 32'h00000000;
                      reg mem[16] <= 32'h00000000;
                      reg mem[17] <= 32'h00000000;
                      reg mem[18] <= 32'h00000000;
                      reg mem[19] <= 32'h00000000;
                      reg mem[20] <= 32'h0000000B;
                                                      //used
in first instruction
                      reg mem[21] <= 32'h00000005;
                                                      //used
in second instruction
                      reg mem[22] <= 32'h00000000;
                      reg mem[23] <= 32'h00000000;
                      reg mem[24] <= 32'h00000000;
                      reg mem[25] <= 32'h00000000;
                      reg mem[26] <= 32'h00000000;
                      reg mem[27] <= 32'h00000000;
                      reg mem[28] <= 32'h00000001;
```

```
reg mem[29] <= 32'h00000000;
                      reg mem[30] <= 32'h0000000A; // used
in first instruction
                      reg mem[31] <= 32'h00000009; // used
in second instruction
            // Add more register initialization if needed
        end
            else if (reg_wr && WA != 5'b00000) begin
            // Write to the register if reg wr is enabled
and WA is not register x0
            reg mem[WA] <= WD;</pre>
        end
          end
          // Read from registers (combinational logic)
          assign RD 1 = reg mem[RR 1]; // Read data from
register RR 1
          assign RD 2 = reg mem[RR 2]; // Read data from
register RR 2
          //assign RD 1 = 32'h2;
          //assign RD 2 = 32'h3;
endmodule
```

```
ALU Source Multiplexer
module alu src mux 21(
                            // 32-bit input from register
   input [31:0] RD2,
RD2
    input [31:0] imm,
                             // 32-bit immediate input
                             // Control signal: 0 = RD2, 1
    input alu src,
= imm
    output reg [31:0] alu in // 32-bit output to the ALU
);
      always @(*) begin
        if (alu src == 1'b0)
           alu in = RD2; // Select RD2 if alu src is 0
        else
           alu in = imm;  // Select immediate if alu src
is 1
    end
endmodule
```

```
output reg zero flag
                          // Zero flag for conditional
branches
);
   // Internal signed versions of inputs
   reg signed [31:0] signed in1;
   reg signed [31:0] signed in2;
     always @(*)begin
          // Sign-extend in1 and in2
      signed in1 = (in1[31] == 1'b1) ? \{1'b1, in1[30:0]\} :
     // Treat in1 as signed if MSB is 1
in1;
      signed in2 = (in2[31] == 1'b1) ? \{1'b1, in2[30:0]\} :
    // Treat in2 as signed if MSB is 1
in2;
          case (alu ctrl)
               5'b00000: alu res = signed in1 + signed in2;
// Perform signed addition
         5'b00001: alu res = signed in1 - signed in2;
                                                         //
Perform signed subtraction
         5'b00010: alu res = signed in1 & signed in2;
                                                         //
Perform AND
         5'b00011: alu res = signed in1 | signed in2;
                                                         //
Perform OR
         5'b00100: alu res = signed in1 ^ signed in2;
                                                         //
Perform XOR
               5'b00101:
                          alu res = \sim (signed in1)
signed in2); // Perform XNOR
         5'b00110: alu res = signed in1 * signed in2;
                                                         //
Perform signed multiplication
         //5'b00111: alu res = signed in1 / signed in2;
                                                         //
Perform signed division
         5'b01000: alu res = signed_in1 << in2[4:0];
                                                         //
Perform logical shift left
         5'b01001: alu res = signed in1 >> in2[4:0];
                                                         //
Perform logical shift right
               5'b01010: alu res = signed in1 >>> in2[4:0];
// Perform arithmetic shift right
         5'b01011: alu res = signed in1 < signed in2 ? 1 :
    // Set less than (signed)
         5'b01100: alu res = in1 < in2 ? 1 : 0; // Set less
than (unsigned)
         //5'b01101: alu res = signed in1 % signed in2; //
Perform signed modulus (remainder)
      endcase
          if (alu res == 0)
               zero flag = 1'b1;
          else
               zero flag = 1'b0;
     end
endmodule
```

```
Data Memory
module data memory(
    input clk,
                               // Clock signal
                              // Reset signal
    input reset,
                               // Write enable signal (for
    input write,
store operations)
                               // Read enable signal (for
    input read,
load operations)
    input [31:0] rd add,
                             // 32-bit read address input
    input [31:0] wr_data,
                             // 32-bit write data input
    output reg [31:0] rd data // 32-bit read data output
);
     reg [31:0] mem [0:255];
      // Memory initialization upon reset
    always @(posedge clk) begin
        if (reset) begin
            //
               Manual initialization
                                         of
                                             memory
                                                      with
hexadecimal values
                   mem[32'h0] <= 32'h00000000;
                                                        //
Register 0
           mem[32'h1] <= 32'h00000000; // Register 1
            mem[32'h2] \le 32'h00000000; // Register 2
           mem[32'h3] <= 32'h00000000; // Register 3
           mem[32'h4] <= 32'h00000000; // Register 4
           mem[32'h5] <= 32'h00000000; // Register 5
           mem[32'h6] <= 32'h00000000; // Register 6
           mem[32'h7] <= 32'h00000000; // Register 7
                                  <= 32'h00000000;
                   mem[32'h8]
Register 8
           mem[32'h9] <= 32'h00000000; // Register 9
           mem[32'hA] <= 32'h00000000; // Register 10
           mem[32'hB] <= 32'h00000000; // Register 11
           mem[32'hC] <= 32'h00000000; // Register 12
           mem[32'hD] <= 32'h00000000; // Register 13
           mem[32'hE] <= 32'h00000000; // Register 14
           mem[32'hF] <= 32'h00000000; // Register 15
               end
              else if (write) begin
            // Write to memory when write enable is active
            mem[rd add] <= wr data;</pre>
               end
          end
    // Read from memory
    always @(negedge clk) begin
        if (read == 1) begin
            rd data <= mem[rd add];</pre>
        end
    end
endmodule
     always @(*)begin
```

```
// Sign-extend in1 and in2
      signed in1 = (in1[31] == 1'b1) ? \{1'b1, in1[30:0]\} :
      // Treat in1 as signed if MSB is 1
in1;
      signed in2 = (in2[31] == 1'b1) ? \{1'b1, in2[30:0]\} :
     // Treat in2 as signed if MSB is 1
in2;
          case (alu ctrl)
               5'b00000: alu res = signed in1 + signed_in2;
// Perform signed addition
         5'b00001: alu res = signed in1 - signed in2;
                                                         //
Perform signed subtraction
         5'b00010: alu res = signed in1 & signed in2;
                                                         //
Perform AND
         5'b00011: alu res = signed in1 | signed in2;
                                                         //
Perform OR
         5'b00100: alu res = signed in1 ^ signed in2;
                                                         //
Perform XOR
               5'b00101:
                           alu res = \sim (signed in1
signed in2); // Perform XNOR
         5'b00110: alu res = signed in1 * signed in2;
                                                         //
Perform signed multiplication
         //5'b00111: alu res = signed in1 / signed in2;
                                                         //
Perform signed division
         5'b01000: alu res = signed in1 << in2[4:0];
                                                         //
Perform logical shift left
         5'b01001: alu res = signed in1 >> in2[4:0];
                                                         //
Perform logical shift right
               5'b01010: alu res = signed in1 >>> in2[4:0];
// Perform arithmetic shift right
         5'b01011: alu res = signed in1 < signed in2 ? 1 :
    // Set less than (signed)
         5'b01100: alu res = in1 < in2 ? 1 : 0; // Set less
than (unsigned)
         //5'b01101: alu res = signed in1 % signed in2; //
Perform signed modulus (remainder)
      endcase
          if (alu res == 0)
               zero flag = 1'b1;
          else
               zero flag = 1'b0;
     end
endmodule
```

```
Control Unit
module control unit 2(
   input [6:0] op_code, // Opcode from the instruction
   input [6:0] funct7,
                              // funct7 field from the
instruction
   input [2:0] funct3,
                              // funct3 field from the
instruction
   output reg alu src,
                            // ALU source (immediate or
register)
   output reg [4:0] alu ctrl, // ALU control signal
   output reg [1:0] inst type,// Instruction type (R, I,
S, B, etc.)
   output reg memtoreg,
                            // Memory to register (for
load instructions)
   output reg dm_write, // Data memory write enable output reg dm_read, // Data memory read enable
                            // Register write enable
   output reg reg wr
   );
         always @(*) begin
       // Default values
       alu src = 1'b0;
       alu ctrl = 2'b00;
       inst type = 2'b00;
       memtoreg = 1'b0;
       dm write = 0;
       dm read = 0;
       reg wr = 1'b0;
             // Decode instruction based on opcode
       case(op code)
7'b0110011: begin // R-type instructions (ADD,
SUB, etc.)
                        inst type = 2'b00; //R-Type
                        reg wr = 1'b1;
                                             // Enable
writing to the register
                        alu src = 1'b0; //RD2
                                                    for
alu in 2
                        case (funct3)
                  3'b000: begin
                    // ADD or SUB depending on funct7
                    if (funct7 == 7'b0000000)
                       alu ctrl = 5'b00000; // ADD
                    else if (funct7 == 7'b0100000)
                       alu_ctrl = 5'b00001; // SUB
                  end
```

```
3'b001: alu ctrl = 5'b01000;
// SLL (Shift left logical)
                            3'b011: alu ctrl = 5'b01011;
// SLT (Set less than, signed comparison)
                            3'b010: alu ctrl = 5'b01100;
// SLTU (Set less than, unsigned comparison)
                            3'b100: alu ctrl = 5'b00100;
// XOR
                            3'b101: begin
                                 //
                                       Shift
                                              right
(logical or arithmetic) based on funct7
                                 if
                                       (funct7
7'b0000000)
                                       alu ctrl
5'b01001; // SRL (Shift right logical)
                                 else if (funct7
7'b0100000)
                                       alu ctrl
5'b01010; // SRA (Shift right arithmetic)
                            3'b110: alu ctrl = 5'b00011;
// OR
                            3'b111: alu ctrl = 5'b00010;
// AND
                                       alu ctrl
                           default:
5'b00000; // Default to ADD if no match
                      endcase
          end
7'b0010011: begin // I-type ALU
instructions
                      inst type = 2'b01; // I-type
instruction
                      alu src = 1'b1;
                      reg wr = 1'b1;
                      memtoreg = 1'b0;
                      case (funct3)
              3'b000: alu ctrl = 5'b00000; // ADDI (Add
Immediate)
              3'b001: alu ctrl = 5'b01000; // SLLI (Shift
left logical immediate)
              3'b010: alu_ctrl = 5'b01011; // SLTI (Set
less than immediate, signed)
              3'b011: alu ctrl = 5'b01100; // SLTIU (Set
less than immediate, unsigned)
              3'b100: alu ctrl = 5'b00100; // XORI (XOR
immediate)
```

```
3'b101: begin
                       //
                          Shift right (logical or
arithmetic) based on funct7
                 if (funct7 == 7'b0000000)
                     alu ctrl = 5'b01001;
                                             // SRLI
(Shift right logical immediate)
                  else if (funct7 == 7'b0100000)
                     alu ctrl = 5'b01010;
                                            // SRAI
(Shift right arithmetic immediate)
                       3'b110: alu ctrl = 5'b00011;
                                                   //
ORI (OR immediate)
                       3'b111: alu ctrl = 5'b00010;
ANDI (AND immediate)
                       default: alu ctrl = 5'b00000; //
Default to ADDI if no match
                       endcase
                  end
                  7'b0000011: begin // I-type Load
instructions (LB, LH, LW, LBU, LHU)
                      inst type = 2'b01; // I-type
instruction
                      alu_src = 1'b1;  // Immediate
used for address offset calculation
                      memtoreg = 1'b1; // Data memory
output goes to the register
                                           // Enable
                      dm read = 1'b1;
memory read
                                           // Enable
                      reg wr = 1'b1;
register write
                      case (funct3)
                            3'b000: alu_ctrl = 5'b00000;
// LB (Load Byte, sign-extended)
                            3'b001: alu ctrl = 5'b000000;
// LH (Load Halfword, sign-extended)
                           3'b010: alu ctrl = 5'b00000;
// LW (Load Word)
                           3'b100: alu ctrl = 5'b00000;
// LBU (Load Byte Unsigned)
                            3'b101: alu ctrl = 5'b000000;
// LHU (Load Halfword Unsigned)
                           default:
                                       alu ctrl
5'b00000; // Default to ADD (address calculation)
                      endcase
                  end
7'b0100011: begin // S-type instructions
(SB, SH, SW, SD)
```

```
inst_type = 2'b10;
                                              S-type
                                          //
instruction
                      alu_src = 1'b1;
                      reg wr = 1'b0;
                     memtoreg = 1'b0;
                     dm write = 1'b1;
                      dm read = 1'b0;
                      case (funct3)
                           3'b000: alu ctrl = 5'b00000;
// SB (Store Byte)
                           3'b001: alu ctrl = 5'b00000;
// SH (Store Halfword)
                           3'b010: alu ctrl = 5'b00000;
// SW (Store Word)
                           3'b011: alu ctrl = 5'b00000;
// SD (Store Double Word)
                          default: alu ctrl
5'b00000; // Default to address calculation (ADD)
                     endcase
                 end
7'b1100011: begin // B-type branch
instructions
                      inst type = 2'b11; // B-type
instruction
                      alu src = 1'b0;
                      case (funct3)
                          3'b000: begin // BEQ (Branch
if equal)
                              alu ctrl = 5'b00001; //
Perform subtraction
                          end
                          3'b001: begin // BNE (Branch
if not equal)
                              alu ctrl = 5'b00001; //
Perform subtraction
                          end
                          3'b100: begin // BLT (Branch
if less than)
                alu ctrl = 5'b00001; // Perform
subtraction
                          end
                          3'b101: begin // BGE (Branch
if greater than or equal)
```

```
alu ctrl = 5'b00001;
                                              //
                                                  Perform
subtraction
                             end
                             3'b110: begin // BLTU (Branch
if less than, unsigned)
                   alu_ctrl = 5'b00001;  // Perform
subtraction (unsigned)
                             end
                             3'b111: begin // BGEU (Branch
if greater than or equal, unsigned)
                   alu ctrl = 5'b00001; // Perform
subtraction (unsigned)
                             end
                             default: alu ctrl = 5'b00000;
// Default to ADD
                        endcase
                   end
                   default: begin
                        // Default case: Disable
everything for unknown opcode
                        alu_src = 1'b1;
                        alu ctrl = 5'b00000;
                        inst type = 2'b00;
                        memtoreg = 1'b0;
                        dm write = 1'b0;
                        dm_read = 1'b0;
                        reg wr = 1'b0;
                   end
              endcase
         end
endmodule
```

```
Memory to Register Multiplexer
module memtoreg mux 31(
                           // Control signal: 0 = ALU
   input memtoreg,
output, 1 = data memory output
   input [31:0] data mem out,
                             // 32-bit data memory
output
   output reg [31:0] result // 32-bit output
);
   always @(*) begin
       if (memtoreg == 1'b0)
          result = alu out; // Select ALU output
if memtoreg == 0
      else
          result = data mem out;  // Select data memory
output if memtoreg == 1
  end
endmodule
```

```
Program Counter Count + 4

module pc_count_4(

   input [31:0] pc_count,
   output reg[31:0] pc_count_4
);
   always @(*) begin
        pc_count_4 = pc_count + 16'd4;
   end
endmodule
```

```
Program Counter Count + BTA

module pc_count_branch(
   input [31:0] pc_count,
   input [31:0] immediate,
   output reg [31:0] pc_count_branch
);

   always @(*) begin
        pc_count_branch = pc_count +
$signed($signed(immediate) * 2);
   end
endmodule
```

```
Program Counter Logic Component
module logic_component(
    input[31:0] alu_res,
        input[2:0] funct_3,
    output reg branch_enable
);
```


```
always @(*) begin
        case (funct 3)
            3'b000: begin // BEQ (Branch if equal)
               branch enable = (alu res == 0) ? 1'b1 :
1'b0;
            end
                   3'b001: begin // BNE (Branch if not
equal)
               branch enable = (alu res != 0) ? 1'b1 :
1'b0;
           end
            3'b100: begin // BLT (Branch if less than)
               branch enable = (alu res[31] == 1'b1) ?
1'b1 : 1'b0; // Negative result indicates rs1 < rs2
                 3'b101: begin // BGE (Branch if greater
than or equal)
               branch enable = (alu res[31] == 1'b0 | |
alu res == 0) ? 1'b1 : 1'b0; // Non-negative result or zero
           end
            3'b110: begin // BLTU (Branch if less than,
unsigned)
               branch enable = (alu res[31] == 1'b1 &&
alu_res != 0) ? 1'b1 : 1'b0; // Unsigned comparison
           end
                  3'b111: begin // BGEU (Branch if greater
than or equal, unsigned)
               branch enable = (alu res[31] == 1'b0 | |
alu res == 0) ? 1'b1 : 1'b0; // Unsigned comparison
           end
           default: branch enable = 1'b0; // Default to no
branch
       endcase
    end
endmodule
```


```
Program Counter
module prog counter(
   input clk,
   input rst,
   input [31:0] new count,
   output reg [31:0] count
);
    always @(posedge clk) begin
        if (rst) begin
           count = 32'h0;  // Reset the program counter
to 0
        end
        else begin
           count = new_count; // Update count with
new count, zero-extended to 32 bits
       end
    end
endmodule
```


```
Test Fixure
// Verilog test fixture created from schematic /home/ise/SAP
Project/Alpha
                         Version/v8 branch
                                                       with
complete/datapath 32bit/datapath 32bit.sch - Wed Nov 6
10:10:29 2024
`timescale 1ns / 1ps
module datapath 32bit datapath 32bit sch tb();
// Inputs
   reg clk;
   reg rst;
// Output
  wire [31:0] instr code;
   wire [31:0] alu in 1;
   wire [31:0] alu_in_2;
   wire [31:0] data_mem_out;
   wire [31:0] memtoreg result;
   wire zero flag;
   wire [31:0] RD2 wr data;
   wire [31:0] alu res;
   wire [31:0] imm out;
   wire branch enable;
  wire [31:0] pc_mux_out;
   wire [31:0] program count;
   wire [31:0] pc branch;
// Bidirs
```


```
// Instantiate the UUT
   datapath_32bit UUT (
          .instr code(instr code),
          .alu in 1(alu in 1),
          .alu in 2(alu in 2),
          .data mem out(data mem out),
          .memtoreg_result(memtoreg_result),
          .clk(clk),
          .rst(rst),
          .zero flag(zero flag),
          .RD2_wr_data(RD2_wr_data),
          .alu res(alu_res),
          .imm_out(imm_out),
          .branch_enable(branch_enable),
          .pc mux out(pc mux out),
          .program_count(program_count),
          .pc_branch(pc_branch)
// Initialize Inputs
          initial
          begin
               clk = 1'b1;
               forever
                     #25 clk = \simclk;
               end
          initial
          begin
               rst = 1'b1;
               #0 rst = 1'b0;
               #500 $stop;
          end
endmodule
```


PROGRAM OUTPUT

































THE INSTRUCTIONS TABLE					
ASSUMED VALUES : $x30 = 0xA$; $x20 = 0xB$; $x31 = 0x9$; $x21 = 0x5$; $x1 = 0xE$					
Count	Abstract Code	Instruction	Interpretation		
0x0000	sw x20, -1(x30)	FF 4F 2F A3	@Data Memory: (0x9 = 0xB)		
0x0004	sw x21, -2(x31)	FF 5F AF 23	@Data Memory: (0x7 = 0x5)		
0x0008	lw x22, -1(x30)	FF FF 2B 03	@Register File: (x22 = 0xB)		
0x000C	lw x23, -2(x31)	FF EF AB 83	@Register File: (x23 = 0x5)		
0x0010	xor x24, x22, x23	01 7B 4C 33	1011 ₂ xor 0101 ₂ = 1110 ₂ = 0xE		
0x0014	beq x24, x1, 8	00 1C 08 63	BTA = $0x0014 + (8_{10} * 2) = 0x0024$		
Skips (0x0018 – 0x0023)					
0x0024	addi x25, x24, -2	FF EC 0C 93	$0xE + (-2_{10}) = 0xC$		













Count	Abstract Code	Instruction	Interpretation
0x000C	lw x23, -2(x31)	FF EF AB 83	@Register File: (x23 = 0x5)









Findings, Observations, and Comments

1. Verilog Code to Schematic Approach

One of the key learning points during this project was the decision to use Verilog code to generate the schematic rather than traditional schematic development. Utilizing Xilinx's ability to convert Verilog code into schematics made the design process more efficient and reduced the complexity of manually creating connections between components.

2. System First, Control Unit Later

A significant learning moment was realizing the value of first developing the system without the control unit. By initially focusing on building and testing the core components with a test bench using basic control signals, we could verify that the essential data flow and logic worked as expected. This incremental approach allowed us to avoid issues that might arise from having an incomplete or incorrect control unit, thus saving time in troubleshooting later on.

3. Xilinx Virtual Machine Memory Constraints

While using Xilinx on a virtual machine, we encountered several memory limitations. When making changes, the group learned that it's crucial to regenerate the schematic symbol, close the application, and reopen it to ensure the updates are properly reflected. This workaround ensured that the system could handle memory-intensive tasks while working within the constraints of the virtual environment. Proper memory management in Xilinx became an essential step especially when dealing with larger projects like the SAP computer.

4. Learning Concepts Along the Way


One of the more interesting takeaways from the project was how many concepts become clear as the project progresses. Concepts like instruction types, branching, ALU operations, and control signals were better understood through hands-on implementation. This kind of learning, which occurs while working directly with code and hardware descriptions, deepens the understanding of how the SAP computer operates and how instructions flow through the system.


5. RISB Type Instruction Support

The project was limited to supporting R, I, S, and B instruction types from the RISC-V architecture. This gave us a focused view on how these instructions interact with the SAP computer and how they are decoded and processed. It also provided a solid foundation for expanding support to other instruction types in future iterations of the project. Through this, we also understood how branching instructions behave in relation to the program counter and how immediate values affect execution.


APPENDICES

1. S – **TYPE**: sw x20, -1(x30) | assume x20 = 0xB; x30 = 0xA







3. I - TYPE: lw x22, -1(x30)




4. I - TYPE: lw x23, -2(x31)




4. R - TYPE: xor x24, x22, x23




5. B - TYPE: beq x24, x1, 8



6. R - TYPE: addi x25, x24, -2



Workstation:



Version History:



REFERENCES

- [1] "AMD-Downloads," *AMD*, 2024. https://www.xilinx.com/support/download.html (accessed Nov. 07, 2024).
- [2] "Designing and Implementing a SAP-1 Computer," *SAP-1-Computer*, 2024. https://karenok.github.io/SAP-1-Computer/ (accessed Nov. 07, 2024).
- [3] Codecademy, "The Instruction Cycle," *Codecademy*, 2024. https://www.codecademy.com/article/the-instruction-cycle (accessed Nov. 07, 2024).