

EE 224

IITB CPU

PEN - PAPER DESIGN

Group

Advay Bapat 23B1225

Tigar Mehta 23B1273

Saniya Khinvasara 23B1268

Suketu Patni 23B1299

Arithmetic Logic Instructions.

ADD | SUBTRACT | LOGICAL AND | LOGICAL OR | MUL | IMP

S0 -

 $PC \rightarrow \text{Mem-Add.}$ $\text{Mem-D} \rightarrow \text{IR}$ $PC \rightarrow \text{ALU-A.}$ $+2 \rightarrow \text{ALU-B.}$ $\text{ALUC} \rightarrow PC.$

Mem-Read.

ADD.

PC-en.

IR-en.

S1 -

 $IR_{11-9} \rightarrow RF-A_1$ $IR_{8-6} \rightarrow RF-A_2$ $RF-A_1 \rightarrow T_1$ $RF-D_2 \rightarrow T_2$ T₁-en.T₂-en.

S2 -

 $T_1 \rightarrow \text{ALU-A.}$ $T_2 \rightarrow \text{ALU-B}$ $\text{ALUC} \rightarrow T_1$

ADD | SUB | MUL | AND | ORA.

IMP.

S3 -

 $T_1 \rightarrow RF-D_3$ $IR_{5-3} \rightarrow RF-A_3$

RF-en.

 $S0 \rightarrow S1 \rightarrow S2 \rightarrow S3$

II

Add Immediate (ADI)

S0 -

$PC \rightarrow \text{Mem-Add}$
 $\text{Mem-D} \rightarrow IR$.

$PC \rightarrow \text{ALU-A}$.

$+2 \rightarrow \text{ALU-B}$

$\text{ALU-C} \rightarrow PC$

Mem-Read
 $PC-en.$
 $ADD.$

$IR-en.$

S1 -

$IR_{P1-q} \rightarrow RF-A_1$

$RF-D_1 \rightarrow T_1$

$IR_{S0} \rightarrow SEIG \rightarrow T_2$

~~Mem~~ $T_1-en.$

$T_2-en.$

S2 -

$T_1 \rightarrow \text{ALU-A}$.

$T_2 \rightarrow \text{ALU-B}$

$\text{ALU-C} \rightarrow T_1$

ADD


T_1-en

S3 -

$T_1 \rightarrow RF-D_3$

$IR_{8-6} \rightarrow RF-A_3$

$RF-en$



LHI - Load High Immediate - 1000

S₀

PC → Mem Add	PC-en
PC → ALU-A	IR-en
2 → ALU-B	Mem-Read
ALU-C → PC	ALU-Add
Mem-Out → IR	

S₁

IR ₁₁₋₉ → RF-A3	RF-en
IR ₈₋₀ → SE16 → 8S → RF-D3	

LLI - Load Lower Immediate - 1001

S₀ → Same as before

S₁




IR ₁₁₋₉ → RF-A3	RF-en
IR ₈₋₀ → RF-D3	

LW - Load - 1010

S₀ → Same as before




S₁ →

IR ₈₋₆ → RF-A2	T ₂ -en
RF-D2 → T ₂	



$SW - Store - 1011 @$

$S_0 \rightarrow$ Same as before



JUMP AND LINK. (JAL)

S0 -

PC → Mem-Add

Mem-D → IR

PC → ALU-A.

+2 → ALU-B

ALU-C → PC

Mem-Read

IR-en.

PC-en.

ADD

S1 -

PC → ALU-A.

+2 → ALU-B

ALU-C → T₂

SUB

T₂-en

S2 -

T₂ → RF-D₃

IR₁₁₋₉ → RF-A₃

RF-en.

S₃ -

T₂ → ALU-A


IR₈₋₀ → SE16 → lshift left

ALU-B

ALU-C → PC


ADD

PC-en.




J & Jump And Link To Register (JLR)


S0 -





S1 -






S2 -




S3 -



JUMP UNCONDITIONALLY (J)



$S_0 \rightarrow S_1 \rightarrow S_2$



BRANCH ON EQUALITY (BEO)

S₀ -

PC → Mem-Add

Mem-D → IR

PC → ALU-A

+2 → ALU-B

ALU-C → PC

Mem-Read

IR-en.

ADD

PC-en.

S₁ -

IR₁₁₋₉ → RF-A₁

IR₈₋₆ → RF-A₂

RF-D₁ → T₁

RF-D₂ → T₂

T₁-en

T₂-en.

S₂ -

T₁ → ALU-A

T₂ → ALU-B

SUB.

If. zeroflag == 1 then S₃

else S₀

S₃ →

PC → ALU-A

+2 → ALU-B

ALU-C → T₂

SUB.

T₂-en.

S₄ -

T₂ → ALU-A

IR₅₀ → SEIG → lsift left
↓
ALU-B


ALU-C → PC

ADD.


PC-en.

Components


1) Full Adder:




2) 16 bit adder-subtractor:




3) Bitwise AND (16 bit)




4) Bitwise OR (16 bit)




5) Bitwise IMP (16 bit)




6) Zero flag / Zero detector




7) Shifter (1 bit) (left)



8) Sign extension (6 bit \rightarrow 16 bit)




9) Sign extension (9 bit \rightarrow 16 bit)




10) 8-bit Register (Parallel in, Parallel Out)

Made of 16 D-flipflops.



11) Zero Padding (4 bit \rightarrow 16 bit)





12) Multiplication (16 bit \times 16 bit \rightarrow 16 bit)

(next page)


only 4 least significant bits
will be multiplied

Register File (Rf-A₁, Rf-A₂, Rf-A₃, D₃, D₁, D₂, Rf-en)





State Transition Diagram



Whenever there are 2 branches out of one state, we use a decoder.

Whenever there are 2 branches into one state, we use a MUX.

State Labelling

- i) S_0 : common to all instructions
- ii) S_1 : S_1 of ADD/SUB $\equiv S_1$ of BEQ $\equiv S_1$ of Store $\equiv S_1$ of Load
- iii) S_2 : S_1 of ADI
- iv) S_3 : S_1 of LLI
- v) S_4 : S_1 of LHI
- vi) S_5 : S_1 of JAL $\equiv S_1$ of J $\equiv S_1$ of JLR $\equiv S_3$ of BEQ [Subtracting PC by 2]
- vii) S_6 : S_2 of Store $\equiv S_2$ of Load [Base + Offset]
- viii) S_7 : S_2 of BEQ
- ix) S_8 : S_2 of ADD $\equiv S_2$ of ADI
- x) S_9 : S_3 of Store
- xi) S_{10} : S_3 of Load
- xii) S_{11} : S_3 of ADD
- xiii) S_{12} : S_3 of ADI
- xiv) S_{13} : S_4 of BEQ
- xv) S_{14} : S_4 of Load $\equiv S_2$ of JAL $\equiv S_2$ of JLR [Writing in Reg A]
- xvi) S_{15} : S_3 of JLR
- xvii) S_{16} : S_2 of J $\equiv S_3$ of JAL [Incrementing PC by Imm * 2]