

Designing DNN Accelerators


Qijing Jenny Huang

Outline

1. Deep Neural Network (DNN) Basics
2. DNN Accelerators
3. High-level Synthesis (HLS)

DNN Basics


Learning from the Brain



Integrate and Fire

- The basic computational unit of the brain is a **neuron**
 - 86B neurons in the brain
- Neurons are connected with nearly $10^{14} - 10^{15}$ **synapses**
- Neurons receive input signal from **dendrites** and produce output signal along **axon**, which interact with the dendrites of other neurons via **synaptic weights**
- **Synaptic weights** – learnable & control the influence strength


Neural Networks




- NNs are usually feed forward computational graphs constructed from many computational “Neurons”
- The “Neurons”:
 - **Integrate** - typically linear transform (dot-product of receptive field)
 - **Fire** - followed by a non-linear “activation” function

Deep Neural Networks (DNN)


- An Neural Network with multiple layers between the inputs and outputs




DNN Examples




AlexNet 2012 (8 layers)




GoogLeNet 2014 (22 layers)




ResNet 2015 (152 layers)



DenseNet 2016 (dense connections)




DLA 2017 (deep aggregation)



NasNet 2017 (NAS design)

Training vs. Inference





Trained weights
(model)

Training (supervised)

Process for a machine to learn by optimizing models (weights) from labeled data.

Inference

Using trained models to predict or estimate outcomes from new inputs.



DNN Applications




Autonomous Vehicles




Security Camera



Drones



Medical Imaging



Robots



Mobile Applications

Computer Vision (CV) Tasks



Image Classification



Object Detection



Semantic Segmentation



Super Resolution



Activity Recognition

Nature Language Processing (NLP) Tasks



Text
Classification



Information
Extraction



Conversational
Agent



Information
Retrieval




Question
Answering Systems

Many Other Tasks

- Recommendation Systems (DLRM)
- Machine Translation (Transformer and GNMT)
- Deep Reinforce Learning (AlphaGo)

DNN Evaluation Metrics

1. Accuracy
2. Computation Complexity
3. Model Size




DNN Accelerators

> 112 AI chip companies worldwide
(<https://github.com/basicmi/AI-Chip>)

Many AI Chips

In the Cloud (Training + Inference)


- 10s TFLOPs
- 10s MB on-chip memory
- 8 - 32 bit precision
- 700 MHz - 1 GHz
- 10-100s Watts



Cloud TPU v3 (45 TFLOP/s)

At the Edge (Inference)


- 100s-1000s GFLOPs
- 100s KB on-chip memory
- 1 - 16 bit precision
- 50 MHz - 400 MHz
- 1-10s Watts



Intel Movidius (4 TFLOP/s)


In the Edge SoC/SiP (Inference)

- 10s-1000s GFLOPs
- 100s KB on-chip memory
- 1 - 16 bit precision
- 600 MHz - 1 GHz
- 10-100s mWatts



Cambricon-1M IP

* Data adapted from Prof. Kurt Keutzer's talk at DAC 2018



Accelerator Evaluation Metrics

1. Throughput
 - o Frames per second
2. Latency
 - o Time to finish one frame
3. Power
4. Energy
5. Hardware Cost
 - o Resource Utilization

Benchmarks:



<https://mlperf.org/>

Example Hardware Comparison

#	Metric	Google TPU v3	Nvidia V100	Nvidia A100	Cerebras WSE	GraphCore IPU1	GraphCore IPU2
1	Technology node	>12nm (16 nm est.)	TSMC 12 nm	TSMC 7 nm	TSMC 16 nm	TSMC 16 nm	TSMC 7 nm
2	Die Area (mm ²)	<648 (600 est.)	815	826	46225	900 (est.)	823
3	Transistor Count (B)	11 (est.)	21	54.2	1200	23.6	59.4
Raw Metrics	Architecture	Systolic Array	SIMD	SIMD	SIMD	SIMD	SIMD
	Theoretical TFLOPS (16-bit mixed precision)	123	125	312	2500	125	250
	Freq (GHz)	0.92	1.5	1.4	Unknown	1.6	Unknown
	DRAM Capacity (GB)	32	32	80	N/A	N/A	112
	DRAM BW (GB/sec)	900	900	2039	N/A	N/A	64 (est.)
	Total SRAM Capacity	32MB	36 MB (RF+L1+L2)	87 MB (RF+L1+L2)	18 GB	300 MB	900 MB
	SRAM BW (TB/sec)	Unknown	224 @RF + 14 @L1 + 3 @L2	608 @RF + 19 @L1 + 7 @L2	9000	45	47.5
	Max TDP (Watts)	450	450	400	20K	150	150 (est.)
	GEMM Achievable TFLOPS	98% (120 TFLOPS)	88% (110 TFLOPS)	93% (290 TFLOPS)	Unknown	47% (58 TFLOPS)	61% (154 TFLOPS)
	Energy Efficiency (Achievable GEMM TFLOPS/Max Watts)	0.26	0.24	0.72	Unknown	0.39	1.0
Efficiency Metrics	Theoretical Energy Efficiency (Theoretical TFLOPS/Max Watts)	0.27	0.27	0.78	0.125	0.83	1.6
	Memory Capacity (GB)	16	32	80	18	0.3	112
	Memory Efficiency (FLOP/DRAMByte)	133	122	158	N/A	N/A	Unknown
	Memory Efficiency (FLOP/SRAMByte)	Unknown	32	35	Unknown	1.28	3.2
	Area Efficiency (Achievable TFLOPS/mm ²)	0.2	0.13	0.35	Unknown	0.06	0.17
	Area Efficiency (Achievable TFLOPS/BTran)	11	5.2	5.3	Unknown	2.5	2.6

* Table from

<https://khairy2011.medium.com/tpu-vs-gpu-vs-cerebras-vs-graphcore-a-fair-comparison-between-ml-hardware-3f5a19d89e38>

How to design your own DNN accelerator?

1. Understand the basic operations


Common DNN Operations

- Convolution (Groupwise, Dilated, Transposed, 3D and etc.)
- ReLU
- Pooling (Average, Max)
- Fully-Connected
- Batch Normalization

Activation/Feature Maps


- Input images have three dimensions with RGB channels
- Intermediate data might have more channels after performing convolution
- We refer to them as feature maps

Input Image:



Channel Dimension


One Feature Map :




Weights/Kernels

- weights for full convolution typically have four dimensions:
 - input channels, width, height, output channels
- input channel size matches the channel dimension of input features
- output channel size specifies the channel dimension of output features


Input Image:



Weights:



Output Image:



Output
Channels
(OC)

3x3 Convolution - Spatially

3 ₀	3 ₁	2 ₂	1	0
0 ₂	0 ₂	1 ₀	3	1
3 ₀	1 ₁	2 ₂	2	3
2	0	0	2	2
2	0	0	0	1

Input feature map

12	12	17
10	17	19
9	6	14

Output feature map

0 ₂	0 ₀	0 ₁	0	0	0	0
0 ₁	2 ₀	2 ₀	3	3	3	0
0 ₀	0 ₁	1 ₁	3	0	3	0
0	2	3	0	1	3	0
0	3	3	2	1	2	0
0	3	3	0	2	3	0
0	0	0	0	0	0	0

Input feature map

1	6	5
7	10	9
7	10	8


Output feature map

- 3x3 Conv with No Stride, No Padding
- Weights = [[0, 1, 2], [2, 2, 0], [0, 1, 2]]

$$O_{00} = I_{00} \times W_{00} + I_{01} \times W_{01} + I_{02} \times W_{02} + I_{10} \times W_{10} + I_{11} \times W_{11} + I_{12} \times W_{12} + I_{20} \times W_{20} + I_{21} \times W_{21} + I_{22} \times W_{22}$$

* gif from http://deeplearning.net/software/theano_versions/dev/_images/

3x3 Convolution - 3D




* gif from https://cdn-images-1.medium.com/max/800/1*q95f1mqXAVsj_VMHaOm6Sw.gif


Fully-Connected Layer (FC)

- Each input activation is connected to every output activation
- Essentially a matrix-vector multiplication


Weights:
 $OC \times IC$



Input Activations:
 $IC \times 1$




Output Activations:
 $OC \times 1$




ReLU Activation Function

- Implements the concept of “Firing”
- Introduces non-linearity
- Rectified Linear Unit
 - $R(z) = \max(0, z)$
- Not differentiable at 0



Batch Normalization (BN)

- Shifts and scales activations to achieve zero-centered distribution with unit variance
 - Subtracts mean
 - Divides by standard deviation



Input: Values of x over a mini-batch: $\mathcal{B} = \{x_1 \dots m\}$;

Parameters to be learned: γ, β

Output: $\{y_i = \text{BN}_{\gamma, \beta}(x_i)\}$

$$\mu_{\mathcal{B}} \leftarrow \frac{1}{m} \sum_{i=1}^m x_i \quad // \text{mini-batch mean}$$

$$\sigma_{\mathcal{B}}^2 \leftarrow \frac{1}{m} \sum_{i=1}^m (x_i - \mu_{\mathcal{B}})^2 \quad // \text{mini-batch variance}$$


$$\hat{x}_i \leftarrow \frac{x_i - \mu_{\mathcal{B}}}{\sqrt{\sigma_{\mathcal{B}}^2 + \epsilon}} \quad // \text{normalize}$$

$$y_i \leftarrow \gamma \hat{x}_i + \beta \equiv \text{BN}_{\gamma, \beta}(x_i) \quad // \text{scale and shift}$$

* images from https://en.wikipedia.org/wiki/Normal_distribution


Pooling

- Downsamples
 - Takes the maximum
 - Takes the average
- Operates at each feature map independently




max pool with 2x2 filters
and stride 2

6	8
3	4




Full DNN Example: AlexNet



Top-1 Accuracy	57.1%
Top-5 Accuracy	80.2%
Model Size	61M
MACs	725M


Full DNN Example: ResNet-34



How to design your own DNN accelerator?

1. Understand the basic operations
2. Analyze the workload

The Roofline Model



- π - the peak compute performance
- β - the peak bandwidth
- I - the arithmetic intensity
- The attainable throughput P :

$$P = \min \left\{ \frac{\pi}{\beta \times I} \right\}$$

- **Performance** is upper bounded by the peak performance, the communication bandwidth, and the operational intensity
- **Arithmetic Intensity** is the ratio of the compute to the memory traffic

The Roofline Model





Figure from <https://arxiv.org/ftp/arxiv/papers/1704/1704.04760.pdf>

How to design your own DNN accelerator?

1. Understand the basic operations
2. Analyze the workload
3. Compare different design options

Conv Mapping 1: Matrix-Matrix Multiplication

- Im2Col stores in each column the necessary pixels for each kernel map
 - Duplicates input feature maps in memory
 - Restores output feature map structure



Im2col Transform




Image to column operation (im2col)

Slide the input image like a convolution but each patch become a column vector.

Input Image [4x4x3]

				33	34	35	36
	17	18	19	20	21	22	23
1	2	3	4	24	25	26	27
5	6	7	8	28	29	30	31
9	10	11	12	32	33	34	35
13	14	15	16				

Kernel Width:2

Kernel Height:2

Stride:1.

Padding:0

$$W_{out} = (W_{in} - kW + 2*P)/S + 1$$

$$H_{out} = (H_{in} - kH + 2*P)/S + 1$$

$$W_{out} = (4-2)/1+1=3$$

$$H_{out} = (4-2)/1+1=3$$

2x2x3 column vector
[2x2] R, [2x2] G, [2x2] B

Result: [12x9]

1	2	3	5	6	7	9	10	11
2	3	4	6	7	8	10	11	12
5	6	7	9	10	11	13	14	15
6	7	8	10	11	12	14	15	16
17	18	19	21	22	23	25	26	27
18	19	20	22	23	24	26	27	28
21	22	23	25	26	27	29	30	31
22	23	24	26	27	28	30	31	32
33	34	35	37	38	39	41	42	43
34	35	36	38	39	40	42	43	44
37	38	39	41	42	43	45	46	47
38	39	40	42	43	44	46	47	48

9 possible
Sliding window
positions


im2col

We can multiply this result matrix [12x9] with a kernel [1x12].

result = kernel x matrix

The result would be a row vector [1x9].

We need another operation that will convert this row vector into a image [3x3].



Consider col2im as a row major reshape.

Optimization: Winograd Algorithm

Winograd performs convolution in a transformed domain to reduces the total number of multiplications.

GEMM Example:

Inputs: $f = \begin{bmatrix} 1 & 2 & 3 \\ 2 & 3 & 4 \end{bmatrix}, g = \begin{bmatrix} -1 \\ -2 \\ -3 \end{bmatrix}$

Transformed Inputs: $m_1 = (d_0 - d_2)g_0 \quad m_2 = (d_1 + d_2)\frac{g_0 + g_1 + g_2}{2}$

Inputs: $m_4 = (d_1 - d_3)g_2 \quad m_3 = (d_2 - d_1)\frac{g_0 - g_1 + g_2}{2}$

Result:


$$\begin{bmatrix} d_0 & d_1 & d_2 \\ d_1 & d_2 & d_3 \end{bmatrix} \begin{bmatrix} g_0 \\ g_1 \\ g_2 \end{bmatrix} = \begin{bmatrix} m_1 + m_2 + m_3 \\ m_2 - m_3 - m_4 \end{bmatrix}$$

6 MUL

4 MUL




Conv Mapping 2: Matrix-Vector Multiplication

- For each pixel, we can first perform Matrix-Vector Multiplication along the input channel dimension
- Then we can use adder-tree to aggregate the sum of $K \times K$ pixels (K is the kernel size)




Implementation: Systolic Array


- **Systolic Array** is a homogeneous network of tightly coupled data processing units (DPUs).
- Each **DPU** independently computes a partial result as a function of the data received from its upstream neighbors, stores the result within itself and passes it downstream.
- Advantages of systolic array design:
 - Shorter wires -> lower propagation delay and lower power consumption
 - High degree of pipelining -> faster clock
 - High degree of parallelism -> high throughput
 - Simple control logic -> less design efforts



DNN Accelerator Design 1: Layer-based



DNN Accelerator Design 2: Spatially-mapped




Line-Buffer Design



- Buffers inputs to perform spatial operations
- Buffers inputs for reuse to improve the arithmetic intensity


Line-Buffer Execution Model

- 2x2 Max Pooling



Line-Buffer Execution Model

- 2x2 Max Pooling



Line-Buffer Execution Model


- 2x2 Max Pooling

4	2	5	6	9
1	3	8	7	3
6	4	2	8	1

4			
---	--	--	--


Line-Buffer Execution Model

- 2x2 Max Pooling



Line-Buffer Execution Model



- 2x2 Max Pooling



How to design your own DNN accelerator?



1. Understand the basic operations
2. Analyze the workload
3. Compare different design options
4. Develop software runtime

Execution Model





AlexNet Design

Execution Model





AlexNet Design

Execution Model





AlexNet Design

Execution Model





AlexNet Design

Execution Model





AlexNet Design

Execution Model



AlexNet Design



Execution Model



7

AlexNet Design

Execution Model



AlexNet Design

8

HLS

High-Level Synthesis (HLS)

- Allows users to specify algorithm logic in high-level languages
 - No concept of clock
 - Not specifying register-transfer level activities
- HLS compiler generates RTL based on high-level algorithmic description
 - Allocation
 - Scheduling
 - Binding
- Advantages:
 - Faster development and debugging cycles
 - More structural code
 - Focuses on larger architecture design tradeoffs

HLS Abstraction

- High-level Languages
 - C/C++, OpenCL, GoLang
- Typical hardware mapping
 - C Function -> Verilog Module
 - Function Arguments -> Memory Ports
 - Basic Blocks (blocks without branches) -> Hardware Logic
 - Operators -> Functional Units
 - Arrays -> BRAMs
 - Control Flow Graph (CFG) -> Finite-state Machine (FSM)
- Limitations:
 - No dynamic memory allocation allowed
 - No recursion support

Example: Matrix Multiplication

Step 1: Partition Local Arrays

```
// Local memory to store input and output matrices
int localA[MAX_SIZE][MAX_SIZE];
#pragma HLS ARRAY_PARTITION variable=localA dim=1 complete

int localB[MAX_SIZE][MAX_SIZE];
#pragma HLS ARRAY_PARTITION variable=localB dim=2 complete

int localC[MAX_SIZE][MAX_SIZE];
#pragma HLS ARRAY_PARTITION variable=localC dim=0 complete
```

Step 2: Design Systolic Array (Implicit)

```
systolic1: for(int k = 0; k < a_col; k++) {  
    #pragma HLS LOOP_TRIPCOUNT min=c_size max=c_size  
    #pragma HLS PIPELINE II=1  
    systolic2: for(int i = 0; i < MAX_SIZE; i++) {  
        systolic3: for(int j = 0; j < MAX_SIZE; j++) {  
  
            // Get previous sum  
            int last = (k==0) ? 0 : localC[i][j];  
  
            // Update current sum  
            // Handle boundary conditions  
            int a_val = (i < a_row && k < a_col)? localA[i][k] : 0;  
            int b_val = (k < b_row && j < b_col)? localB[k][j] : 0;  
            int result = last + a_val*b_val;  
  
            // Write back results  
            localC[i][j] = result;  
        }  
    }  
}
```

Step 2: Design Systolic Array (Explicit)

```
    for (int r = 0; r < N + 2 * MAX_SIZE - 2; r++) {
#pragma HLS pipeline
        // update data (i.e., reads data from previous PE)
        for (int i = 0; i < MAX_SIZE; i++)
            for (int j = MAX_SIZE - 1; j >= 1; j--)
                localA[i][j] = localA[i][j - 1];

        for (int i = MAX_SIZE - 1; i >= 1; i--)
            for (int j = 0; j < MAX_SIZE; j++)
                localB[i][j] = localB[i - 1][j];

        // read new data from inputs
        // not ok here!
        for (int i = 0; i < MAX_SIZE; i++) {
            if (r >= i && r < i + N)
                localA[i][0] = A[i + ii * MAX_SIZE][r - i];
            else
                localA[i][0] = 0;
        }

        for (int j = 0; j < MAX_SIZE; j++) {
            if (r >= j && r < j + N)
                localB[0][j] = B[r - j][j + jj * MAX_SIZE];
            else
                localB[0][j] = 0;
        }

        // PE
        for (int i = 0; i < MAX_SIZE; i++)
            for (int j = 0; j < MAX_SIZE; j++)
                C[i + ii * MAX_SIZE][j + jj * MAX_SIZE] += localA[i][j] * localB[i][j];
    }
```

Step 3: Schedule Outer Loop Control Logic and Memory Accesses

```
// Burst reads on input matrices from global memory
// Read Input A
readA: for(int loc = 0, i = 0, j = 0; loc < a_row*a_col; loc++, j++) {
#pragma HLS LOOP_TRIPCOUNT min=c_size*c_size max=c_size*c_size
#pragma HLS PIPELINE II=1
    if(j == a_col) { i++; j = 0;}
    localA[i][j] = a[loc];
}

// Read Input B
readB: for(int loc = 0, i = 0, j = 0; loc < b_row*b_col; loc++, j++) {
#pragma HLS LOOP_TRIPCOUNT min=c_size*c_size max=c_size*c_size
#pragma HLS PIPELINE II=1
    if(j == b_col) { i++; j = 0; }
    localB[i][j] = b[loc];
}

// Burst write from output matrices to global memory
// Burst write from matrix C
writeC: for(int loc = 0, i = 0, j = 0; loc < c_row*c_col; loc++, j++) {
#pragma HLS LOOP_TRIPCOUNT min=c_size*c_size max=c_size*c_size
#pragma HLS PIPELINE II=1
    if(j == c_col) { i++; j = 0; }
    c[loc] = localC[i][j];
}
```

* Please see the [SDAccel page](#) for detailed source code

Resources

- [EE290-2: Hardware for Machine Learning](#)
- [MIT Eyeriss Tutorial](#)
- [Vivado HLS Design Hubs](#)
- [Parallel Programming for FPGAs](#)
- [Cornell ECE 5775: High-Level Digital Design Automation](#)
- [LegUp: Open-source HLS Compiler](#)
- [VTA design example](#)
- [Vivado SDAccel design examples](#)

Questions?