# EECS 151/251A FPGA Lab 3: Tone Generator, Simulation, and Connecting Modules

Prof. Borivoje Nikolic and Prof. Sophia Shao TAs: Cem Yalcin, Rebekah Zhao, Ryan Kaveh, Vighnesh Iyer Department of Electrical Engineering and Computer Sciences College of Engineering, University of California, Berkeley

# 1 Before You Start This Lab

Before you proceed with the contents of this lab, we suggest that you look through these two documents that will help you better understand some Verilog constructs.

- 1. wire\_vs\_reg.pdf The differences between wire and reg nets and when to use each of them.
- 2. always\_at\_blocks.pdf Understanding the differences between the two types of always @ blocks and what they synthesize to.

# 2 Designing a Tone Generator

Let's create a tone generator/buzzer on the FPGA.

### 2.1 Clock Sources

Look at the Pynq Reference Manual. Read Section 11 about the clock sources available on the Pynq. We are using the 125 MHz clock from the Ethernet PHY IC on the Pynq board connected to pin H12 of the FPGA chip.

Look at the src/z1top.v top-level module and its CLK\_125MHZ\_FPGA input.

```
module z1top (
    input CLK_125MHZ_FPGA,
    ...
);
```

Next take a look at the constraints in src/PYNQ-Z1\_C.xdc and notice how the LOC for the clock net is set to H16, just as specified in the Pynq-Z1 Reference Manual.

```
set_property -dict { PACKAGE_PIN H16 IOSTANDARD LVCMOS33 } \[
[get_ports { CLK_125MHZ_FPGA }];
```

This is how we map top-level signals in Verilog to the physical FPGA pins they are connected to. We can access the clock signal from our Verilog top-level module and can propagate this clock signal to any submodules that may need it.

#### 2.2 Audio Out

Look at Section 14 of the Pynq Reference Manual which describes the mono audio out feature on the Pynq board.

The FPGA pin R18 is connected to the AUD\_PWM net. The FPGA can drive this net with a PWM signal which goes through a low-pass filter and is driven into the audio jack on the Pynq board.

There's also an AUD\_SD net connected to FPGA pin T17, which turns off the opamps in the low-pass filter. Setting AUD\_SD to 1 enables the audio output.

Find these signals in the src/PYNQ-Z1\_C.xdc file, and note how they appear in the src/z1top.v port list.

## 2.3 Generating a Square Wave

Let's play a 220 Hz square wave out of the Mono Audio Out port on the Pynq. The square wave should have a 50% duty cycle, so for half of the period of one wave the signal should be high and for the other half, the signal should be low. We have a 125 MHz clock we can use to time our circuit.

Find the following:

## **Question 1: Square Wave Calculations**

- a) The period of our clock signal (frequency = 125 MHz)?
- b) The period of a 220 Hz square wave?
- c) How many clock cycles fit in one period of the square wave?

Open src/tone\_generator.v and design a circuit to output a 220Hz square wave on the square\_wave\_out output. Ignore the tone\_switch\_period, output\_enable, and volume inputs for now.

# 3 Simulating the Tone Generator

Let's run some simulations on the tone\_generator in software to check it works before putting it on the FPGA. To do this, we will need to use a Verilog testbench. A Verilog testbench is designed to test a Verilog module by supplying it with the inputs it needs (stimulus signals) and testing whether the outputs of the module match what we expect.

### 3.1 Overview of Testbench Skeleton

Check the provided testbench skeleton in sim/tone\_generator\_testbench.v. Let's go through what every line of this testbench does.

`timescale 1ns/1ns

The timescale declaration needs to be at the top of every testbench file.

```
`timescale (simulation step time)/(simulation resolution)
```

The first argument to the timescale declaration is the simulation step time. It defines the granularity of discrete time units in which the simulation advances. In this case, we have defined the simulation step time to be one nanosecond, so we can advance the simulation time by as little as 1ns at a time.

The second argument to the timescale declaration is the simulation resolution. In our example it is also 1ns. The resolution allows the simulator to model transient behavior of your circuit in between simulation time steps. For this lab, we aren't modeling any gate delays, so the resolution can safely equal the step time.

```
`define SECOND 1000000000

`define MS 1000000

// The SAMPLE_PERIOD corresponds to a 44.1 kHz sampling rate

`define SAMPLE_PERIOD 22675.7
```

These are some macros defined for our testbench. They are constant values you can use when writing your testbench to simplify your code and make it obvious what certain numbers mean. For example, SECOND is defined as the number of nanoseconds in one second. The SAMPLE\_PERIOD is the sampling period used to sample the square wave output of the tone\_generator at a standard 44.1 kHz sample rate.

```
module tone_generator_testbench();
  // Testbench code goes here
endmodule
```

tone\_generator\_testbench is a testbench module. It is not intended to be placed on an FPGA, but rather it is to be run by a circuit simulator. All your testbench code goes in this module. We will instantiate our DUT (device under test) in this module.

```
reg clock;
reg output_enable;
reg volume = 0;
reg [23:0] tone_to_play;
wire sq_wave;
```

Here are the inputs and outputs of our tone\_generator. Notice that the inputs to the tone\_generator are declared as reg type nets and the outputs are declared as wire type nets. This is because we will be driving the inputs in our testbench inside an initial block and we will be reading the output. Note we can set the initial value of reg nets in the testbench to drive a particular value into the DUT at time 0 (e.g. volume).

```
initial clock = 0;
always #(4) clock <= ~clock;</pre>
```

This is the clock generation code. The clock signal needs to be generated in our testbench so it can be fed to the DUT. The initial statement sets the value of the clock net to 0 at the very start of the simulation. The next line toggles the clock signal every 4ns, i.e. half period of 125 MHz clock.

```
tone_generator audio_controller (
```

```
.clk(clock),
.output_enable(output_enable),
.tone_switch_period(tone_to_play),
.volume(volume),
.square_wave_out(sq_wave)
);
```

Now we instantiate the DUT and connect its ports to the nets we have declared in our testbench.

```
initial begin
   tone_to_play = 24'd0;
   output_enable = 1'b0;
   #(10 * `MS);
   output_enable = 1'b1;

   tone_to_play = 24'd37500;
   #(200 * `MS);
   ...
   $finish();
end
```

This is the body of our testbench. The initial begin ... end block is the 'main()' function for our testbench, and where the simulation begins execution. In the initial block we drive the DUT inputs using blocking (=) assignments.

We can also order the simulator to advance simulation time using delay statements. A delay statement takes the form #(delay in time steps);. For instance the statement #(100); would run the simulation for 100ns.

In this case, we set output\_enable to 0 at the start of the simulation, let the simulation run for 10ms, then set output\_enable to 1. Then tone\_to\_play is changed several times, and the tone\_generator is given some time to produce the various tones.

The final statement is a system function: the **\$finish()** function tells the simulator to halt the simulation.

This piece of code is written in a separate initial begin ... end block. The simulator treats both initial blocks as separate threads that both start execution at the beginning of the simulation and run in parallel.

This block of code uses two system functions \$fopen() and \$fwrite(), that allow us to write

to a file. The forever begin construct tells the simulator to run the chunk of code inside it continuously until the simulation ends.

In the forever begin block, we sample the square\_wave\_out output of the tone\_generator and save it in output.txt. We sample this value every `SAMPLE\_PERIOD nanoseconds which corresponds to a 44.1 kHz sampling rate. The tone\_generator's output is stored as 1s and 0s in output.txt that can be converted to an audio file to hear how your circuit will sound when deployed on the FPGA.

#### 3.2 Running the Simulation

There are 3 RTL simulators we can use:

- VCS proprietary, only available on lab machines, fastest
- XSIM free, bundled with Vivado, somewhat slower
- Icarus Verilog open source, runs on Windows/OSX/Linux, somewhat slower

They all take in Verilog RTL and a Verilog testbench module and output:

- A waveform file (.vpd, .vcd) that plots each signal in the testbench and DUT across time
- A text dump containing anything that was printed during the testbench execution

#### 3.2.1 VCS

If you're using the lab machines, you should use VCS:

```
make sim/tone_generator_testbench.vpd
```

This will generate a waveform file sim/tone\_generator\_testbench.vpd which you can view using dve. Login to the lab machines physically or use X2go and run:

```
dve sim/tone_generator_testbench.vpd &
```

**TODO** insert a screenshot of dve and how to use it

- 1. **Module Window** List of the modules involved in the testbench. You can select one of these to have its signals show up in the object window.
- 2. **Object Window** List of all the wires and regs in the selected module. You can add signals to the waveform view by selecting them, right-clicking, and doing Add Wave.
- 3. Waveform Viewer The signals that you add from the object window show up here. You can navigate the waves by searching for specific values or going forward or backward one transition at a time. The x-axis represents time.

Here are a few useful shortcuts:

• Click on waveform: Sets cursor position

- O: Zoom out of waveform
- I: Zoom into waveform
- F: Fit entire waveform into viewer (zoom full)
- C: Zoom in on cursor position
- Middle Click + Drag Left/Right: Zoom in on waveform section
- Middle Click + Drag to Top Right: Zoom out from current waveform section

## 3.2.2 XSIM

Vivado has an integrated simulator, **xsim**, that can run your Verilog testbench. You can run XSIM on your laptop.

TODO open waveforms with dve or gtkwave

**TODO** add vivado bin to PATH, how to run tests, how to view waves with gtkwave

#### 3.2.3 iverilog

**TODO** how to install on linux/osx/windows, how to run tests

# 3.3 Analyzing the Simulation

After opening the waveform, you should be able to see the clock oscillate at the frequency specified in the testbench. You should also see the output\_enable signal start at 0 and then become 1 after 10 ms. However, you may see that the sq\_wave signal is just a red line. What's going on?

## 3.3.1 Fixing Unknown Signals

Blue lines (written as 'Z' in Verilog) in a waveform viewer indicate high-impedance (unconnected) signals. We won't be using high-impedance signals in our designs, so blue lines or 'Z' indicate something in our testbench or DUT isn't wired up properly.

Red lines (written as 'X' in Verilog) in a waveform viewer indicate unknown signals. At the start of simulation, all registers in your DUT contain unknown values (represented as 'x'). Since we don't have an explicit reset signal for our circuit to bring the clock\_counter to a defined value, it may be unknown for the entire simulation.

Let's fix this. In the future we will use a reset signal, but for now let's use a simpler technique. In src/tone\_generator.v add an initial value to any registers in your design.

```
// Original code:
reg [x:0] counter;
```

```
// Change to:
reg [x:0] counter = 0;
```

This tells the simulator that the initial value for this register should be 0. For this lab, when you add new registers in your tone\_generator or any other design module, you should instantiate them with their initial value in the same way. Do not set an initial value for a 'wire' type net; it will cause issues with synthesis, and may cause X's in simulation.

Now run the simulation again.

#### 3.3.2 Helpful Tip: Reloading Waveforms

When you re-run your simulation and you want to plot the newly generated signals in DVE or gtkwave, you don't need to close and reopen the waveform viewer. Use Shift + Ctrl + R in gtkwave or File  $\rightarrow$  Reload Databases in DVE to reload the waveform file.

# 3.3.3 Listen to Your Square Wave Output

TODO: patch the output file path Look at the file written by the testbench at lab3/sim/build/output.txt. It contains a sequence of 1s and 0s that represent the output of your tone\_generator sampled at 44.1 kHz. Use a Python script that can take this file and generate a .wav file that you can listen to.

Go to the lab3/ directory and run the command:

```
python3 scripts/audio_from_sim.py sim/build/output.txt
```

This will generate a file called output.wav. Run this command to play it:

```
play output.wav
```

If play doesn't work, try running aplay output.wav. You should hear a 220Hz square wave. Compare it with a reference tone generator.

# 4 Top-Level Wiring and Tone Generator on the FPGA

Open src/z1top.v and instantiate the tone\_generator. Connect square\_wave\_out to aud\_pwm. Drive the unused inputs of the tone\_generator to 0. Set aud\_sd to 1 to enable the audio output.

## 4.1 Make-Based FPGA Flow

We're no longer using the Vivado GUI to run the FPGA flow, but a Makefile driven flow instead. Inside \RepoRootPath/lab3 you can run the following:

• make lint - Lint your Verilog with Verilator; checks for common Verilog typos, mistakes, and syntax errors

- make synth Synthesize z1top and put logs and outputs in build/synth
- make impl Implement (place and route) the design and generate the bitstream and put logs and outputs in build/impl
- make program Program the FPGA with the bitstream in build/impl
- make vivado Launch the Vivado GUI

Build a bitstream by running make impl in fpga\_labs\_fa19/lab3. Check for any warnings or errors in build/synth/latest/synth.log and try to fix them. Ask a TA if you need help here.

Program the FPGA by running make program. Warning: the audio output will be loud, don't put your headphones near your ear. Plug in headphones and make sure you hear a buzzing noise at 220Hz. Again, compare the tone to a reference tone generator. To stop the buzzing, you can press the SRST button on the top-right of the Pynq.

# 5 Enhancements

## 5.1 Switching the Wave On and Off

Now you have a tone, but it can't be toggled on and off without pulling the power to the FPGA board or resetting it. Let's use the output\_enable input of the tone\_generator module to gate the square wave output. When output\_enable is 0, you should pass 0 to the square\_wave\_out output, but when output\_enable is 1, you should pass your square wave to square\_wave\_out.

Wire up the output\_enable signal to the first slide switch (SWITCHES[0]) in z1top.

Run the design flow and program the board. You should now hear a buzzing noise at 220Hz that can be turned on or off by toggling the first slide switch.

#### 5.2 System-Level Testbench

We previously tested the tone\_generator on its own as a unit-test. We can also test the top-level module z1top which contains the tone\_generator. Play around with the testbench by altering the clock frequency, changing when you turn on output\_enable and verifying that you get the audio you expect. For checkoff be able to answer the following questions and demonstrate understanding of simulation:

#### **Question 2: Testbench Observations**

- a) If you increase the clock frequency from 125 Mhz, would you expect the tones generated by your tone\_generator to be of a higher or lower frequency than was generated with the 125 MHz clock? Why?
- b) Prove that the output\_enable input of your tone\_generator actually works in simulation. Take a screenshot.
- c) Create a testbench that plays some simple melody that you define and have its audio output file ready for checkoff.

# 5.3 Volume Adjustment

#### **Question 3: Testbench Observations**

- a) If you increase the clock frequency from 125 Mhz, would you expect the tones generated by your tone\_generator to be of a higher or lower frequency than was generated with the 125 MHz clock? Why?
- b) Prove that the output\_enable input of your tone\_generator actually works in simulation. Take a screenshot.
- c) Create a testbench that plays some simple melody that you define and have its audio output file ready for checkoff.

## 5.4 Configurable Frequency tone\_generator

Let's extend our tone\_generator so that it can play different notes. You may start by adding a 24-bit input to the tone\_generator called tone\_switch\_period. Note you will also have to modify your clock\_counter to be 24 bits wide.

The tone\_switch\_period describes how often the square wave output switches from high to low or low to high. For example a tone\_switch\_period of 284091 (0 d.p.) tells us to invert the square wave output every 142045 clock cycles, which for a 125 Mhz clock translates to a  $\sim$  440 Hz square wave. Here is the derivation:

$$\frac{125 \times 10^6 \text{ cycles}}{1 \text{ second}} \div \frac{440 \text{ periods}}{1 \text{ second}} = \frac{284091 \text{ cycles}}{1 \text{ period}}$$
$$284091 \text{ cycles/period} \rightarrow 142045 \text{ cycles/half-period}$$

You may have to modify the architecture of your tone\_generator to accommodate this new input signal. You should reset the internal clock\_counter every tone\_switch\_period cycles and should also invert the square wave output. Remember to initialize any new registers declared in your tone\_generator to their desired initial value to prevent unknowns during simulation.

You should also handle the case when tone\_switch\_period is 0. In this case disable the tone output.

# 5.4.1 Try the Configurable Frequency tone\_generator on the FPGA

Modify the top-level Verilog module z1top.v to include the new input to the tone\_generator. You should tie the tone\_switch\_period to SWITCHES[0] and BUTTONS[3:0], left-shifted by 9 bits (effectively a multiplication by 512). This will allow you to control the tone\_switch\_period from 512 to 15872. Leave SWITCHES[1] to control output\_enable initially; later, you can use it as an extra bit's worth of input. Here is a code snippet (incomplete):

```
tone_generator audio_controller (
    .output_enable(SWITCHES[1]),
```

```
.tone_switch_period({18'd0, SWITCHES[0], BUTTONS[3:0]} << 9),
);</pre>
```

What other way(s) do you have to digitally mute your output signal?

Is the width of the bus assigned to tone\_switch\_period correct? Does it matter?

Run the usual synthesis, implementation and programming flow to put your new tone\_generator on the FPGA. Verify that toggling the switches and buttons changes the frequency of your tone\_generator.

# 6 Checkoff

In any lab session, show the TA the following:

- 1. Show the RTL you used to create your tone generator
- 2. Demonstrate your tone generator on the FPGA
  - (a) Demonstrate muting the output with a switch
  - (b) Demonstrate the volume control
  - (c) Demonstrate the runtime frequency configurability with the buttons

Submit a lab report with answers and screenshots for the questions in this lab to Gradescope.

# Ackowlegement

This lab is the result of the work of many EECS151/251 GSIs over the years including:

- Sp12: James Parker, Daiwei Li, Shaoyi Cheng
- Sp13: Shaoyi Cheng, Vincent Lee
- Fa14: Simon Scott, Ian Juch
- Fa15: James Martin
- Fa16: Vighnesh Iyer
- Fa17: George Alexandrov, Vighnesh Iyer, Nathan Narevsky
- Sp18: Arya Reais-Parsi, Taehwan Kim
- Fa18: Ali Moin, George Alexandrov, Andy Zhou