

# EECS151/251A Spring 2023 Final Project Specification

# RISCV151

Version 2.10

TA: Rahul Kumar, Yukio Miyasaka, Dhruv Vaish

University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Science

# Contents

1	Intr		3
	1.1	Tentative Deadlines	3
	1.2	Tentative Grading Rubric	4
	1.3	General Project Tips	4
2	Set	up .	5
	2.1	Creating Your Repository	5
	2.2		5
	2.3		5
3	Che	eckpoint 1: Block Diagram of RISC-V CPU	9
	3.1	•	9
	3.2	Questions	
4	DIC	C-V CPU Design Specification 1	1
4	<b>A.1</b>	C-V CPU Design Specification         1           RISC-V 151 ISA         1	
	4.1	4.1.1 CSR Instructions	
	4.9		
	4.2		
	4.3		
	$4.4 \\ 4.5$		
	4.0		
		<u> </u>	
	4.0	4.5.5 Unaligned Memory Accesses	
	4.6	Memory Architecture	
		4.6.1 Summary of Memory Access Patterns	
		4.6.2 Address Space Partitioning	
		4.6.3 Memory Mapped I/O	b
5		eckpoint 2: Implementation of RISC-V CPU	
	5.1	Testing	
	5.2	Programming	
	5.3	How to Get Started	
	5.4	How to Succeed in This Checkpoint	0
6	Tes		1
	6.1	Unit Tests	
	6.2	Assembly Tests	
	6.3	CPU Test	1
	6.4	RISC-V ISA Tests	2
	6.5	C Tests	
	6.6	UART and Echo Tests	2

	6.7 6.8	MMIO Counter Test	
7	Pro	gramming	24
		Manual Tests	24
		Loading Software Programs	
8	Opt	imization	26
	8.1	Overview	26
	8.2	FOM Scripts	27
	8.3	Target Clock Frequency	30
	8.4	Controlling Vivado	30
Aı	pen	dices	32
A	BIC	$\mathbf{os}$	32
	A.1	Background	32
		Loading the BIOS	
		Loading Your Own Programs	
		The BIOS Program	
		The UART	
		Command List	
			35

## 1 Introduction

The goal of this project is to familiarize EECS151/251A students with the methods and tools of digital design. Working alone or in a team of two, you will design and implement a 3-stage pipelined RISC-V CPU with a UART for tethering. After that, you will optimize your CPU to achieve a higher value of the form of merits.

You will use Verilog to implement this system, targeting the Xilinx PYNQ platform (a PYNQ-Z1 development board with a Zynq 7000-series FPGA). The project will give you experience designing with RTL descriptions, resolving hazards in a simple pipeline, building interfaces, and teach you how to approach system-level optimization.

In tackling these challenges, your first step will be to map the high level specification to a design which can be translated into a hardware implementation. After that, you will produce and debug that implementation. These first steps can take significant time if you have not thought out your design prior to trying implementation.

As in previous semesters, your EECS151/251A project is probably the largest project you have faced so far here at Berkeley. Good time management and good design organization is critical to your success.

#### 1.1 Tentative Deadlines

The following is a brief description of each checkpoint. Note that this schedule is tentative and is subjected to change as the semester progresses.

- April 3 Checkpoint 1 Draw a schematic of your processor's datapath and pipeline stages, and provide a brief write-up of your answers to the questions. Also commit your design documents (block diagram + write-up) to docs. The deadline was pushed back because of spring break, but you should finish this checkpoint as soon as possible since Checkpoint 2 is due April 10.
- April 10 Checkpoint 2 Implement a fully functional RISC-V processor core in Verilog. Your processor core should be able to run the **mmult** demo successfully.
- May 1 Final Checkoff Processor optimization and checkoff.
- May 8 Project Report Project report due.

# 1.2 Tentative Grading Rubric

- **50%** Functionality at the final checkoff. You need to show your design passes all testbenches and executes mmult correctly on the FPGA board.
- 35% Optimization at the final checkoff. The quality of your design will be evaluated according to the figure of merit. This score is contingent on implementing the correct functionality. A malfunctioning design will receive a zero in this category.
- 5% Checkpoints. The checkpoints are set to guide you to finish your design on time. To encourage you to follow the timing, checking off at each checkpoint on time makes up 5% of your project grade in total. The weight of each checkpoint's score may vary.
- 10% Project report. The final report summarizing your project.

## 1.3 General Project Tips

Document your project as you go. You should comment your Verilog and keep your diagrams up to date. Aside from the final project report (you will need to turn in a report documenting your project), you can use your design documents to help the debugging process.

Finish the required features first. Optimize your design after everything works well. You should fully utilize the version control system (Git) to maintain a functioning design while making changes incrementally. If your design does not work at the final checkoff, you will not get any credit for any optimization you did.

# 2 Setup

## 2.1 Creating Your Repository

Create a repository for your team by accepting the GitHub Classroom assignment, the link should have been posted on Ed. The first member needs to create a team when accepting the assignment, where naming of the group is up to you. The other member should join the team created by the first member.

Your repository is initially empty, Import the project skeleton as follows:

```
git clone git@github.com:EECS151-sp23/fpga_project_sp23-<your team name>.git cd fpga_project_sp23-<your team name> git remote add skeleton https://github.com/EECS150/fpga_project_sp23.git git pull skeleton main git push -u origin main
```

To pull project updates from the skeleton repository (you will be notifed through Ed), run the following:

```
git pull skeleton main git push
```

while you can pull updates made by the other team member simply by git pull after the other did git push. Resolve merge conflict carefully if it happens.

Remember to push your changes to the remote repository frequently. We are not responsible for any loss of your data. No extensions will be given for that reason.

#### 2.2 Integrating Designs from Labs

You should copy some modules you designed from the labs, overwriting the provided skeleton files in hardware/src/io\_circuits.

#### Files to copy from the labs:

```
debouncer.v
synchronizer.v
edge_detector.v
uart_transmitter.v
```

#### 2.3 Project Skeleton Overview

#### • hardware

- src

- \* z1top.v: Top level module. Your RISC-V CPU is instantiated here.
- \* z1top.xdc: Constraint file for the top level module.
- \* EECS151.v: The EECS151 register library. Some bugs have been fixed.

- \* clk\_wiz.v: Generates a clock signal for your CPU.
- \* io\_circuits: IO circuits from previous lab exercises.
- \* riscv\_core/cpu.v: Your RISC-V CPU design goes here. Some modules are provided. Don't change the names of provided modules and signals.
- \* riscv\_core/opcode.vh: Constant definitions for RISC-V opcodes and funct codes.

#### - sim

- \* asm\_tb.v: The testbench works with the software in software/asm. The hex file will be written to the instruction/data memories.
- \* cpu\_tb.v: The testbench checks if your CPU can execute all the RV32I instructions (including CSR instructions) correctly, and can handle some simple hazards. This testbench directly edits the contents of the register file and the instruction/data memories for tests.
- \* isa\_tb.v: The testbench works with the RISC-V ISA test suite in software/riscv-isa-tests. We use 38 tests from the test suite. The testbench only runs one test at a time. To run all tests, run make isa-tests. The hex file will be written to the instruction/data memories.
- \* c\_tests\_tb.v: The testbench verifies the correct execution of the software in software/c\_tests. There are 6 tests provided. The hex file will be written to the instruction/data memories.
- \* uart\_parse\_tb.v: The testbench works with the software in software/uart\_parse. It performs a simple write/read using the serial rx/tx lines. The hex file will be written to the instruction/data memories.
- \* echo\_tb.v: The testbench works with the software in software/echo. The CPU reads a character sent from the serial rx line and echoes it back to the serial tx line. The hex file will be written to the instruction/data memories.
- \* mmio\_counter\_tb.v: The testbench runs a small set of instructions and print out the memory mapped I/O counter values. This testbench directly edits the contents of the register file and the instruction/data memories for tests.
- \* bios\_tb.v: The testbench simulates the execution of the BIOS program in software/bios. It checks if your CPU can execute the instructions stored in the BIOS memory. The testbench also emulates user input sent over the serial rx line, and checks the BIOS message output obtained from the serial tx line.
- \* small\_tb.v: The testbench can be used to estimate the CPI of your design. It works with a smaller version of benchmark because the original benchmark is too large to do simulation. It reports the result checksum, cycle count and instruction count, and compares the checksum with a reference value. The program is loaded to the instruction/data memories without using BIOS, while the UART interface is used to get the result checksum and counter values.

\* mem\_path.vh: Specifies the location of register file and memories. Some testbenches refer to this file to edit/check their values.

# - scripts:

- \* run\_all\_sims.py: Runs all testbenches above other than mmio\_counter\_tb.v and small\_tb.v.
- \* hex\_to\_serial.py: Sends a hex file to the FPGA through the serial rx line.
- \* run\_fpga.py: Calls hex\_to\_serial and executes the program on the FPGA. It also prints out the result checksum and counter values.
- \* get\_fmax.py: Finds the CPU frequency from timing summary report.
- \* get\_cost.py: Calculates the cost of design from resource utilization report. The cost is a weighted sum of element counts. If your design uses elements that do not have cost assigned, please let us know. Note that your design must not have latches (LDCE and LDPE).
- \* get\_cpi.py: Runs simulation or FPGA to get the geomean CPI for the benchmark programs. Simulation uses a smaller version of each benchmark, so CPI obtained in simulation is just an estimate. The final grade is based on the real CPI when running the original benchmarks on the FPGA.
- \* fom.py: Calculates the figre of merits. By default, it reads the newest set of reports for cost and fmax, runs simulation for CPI, and displays the estimated FOM. Change parameters (commandline flags) to specify the report location or to calculate the real FOM through execution on the FPGA.
- \* \*.tcl: Scripts for Xilinx Vivado.
- Makefile: Makefile.
- README.md: Explains make commands.
- stubs, sim\_models: Other modules from Xilinx library.

#### • software

- Makefile, Makefiles.
- 151\_library: Files needed to compile software for our RISC-V CPU.
- asm: Template of assembly tests. Modify this for a particular test you want to perform.
- riscv-isa-tests: Tests from the RISC-V ISA test suite will be compiled here.
- c\_tests: Example C programs for tests. You may add a new one.
- uart\_parse: Simple tests using UART ports.
- echo: The echo program, refer to the explanation for echo\_tb.v above.
- bios: The BIOS program, which allows us to interact with our CPU via the UART.

#### - benchmark:

- \* mmult: This is a benchmark program to be run on the FPGA board. It generates 2 matrices and multiplies them. Then it returns a checksum to verify the correct result.
- \* bdd: This is another benchmark program. It constructs binary decision diagrams for adder trees.
- small: This directory contains a smaller version of each benchmark.

# • tips

- fpga\_checkout.md: You may bring one FPGA to your home. Explains how to set up the environment and program the FPGA using Vivado in the instructional server.
- spec: This specification document is located in this directory.
- docs: Documentation of your design goes to this directory.

# 3 Checkpoint 1: Block Diagram of RISC-V CPU

This checkpoint is designed to guide the development of a three-stage pipelined RISC-V CPU described in Section 4.

The second checkpoint will require significantly more time and effort than the first one. As such, completing the first checkpoint (block diagram) early is crucial to your success in this project.

Commit your block diagram and write-up to your team repository under docs.

# 3.1 Block Diagram

The first checkpoint requires a detailed block diagram of your datapath. The diagram should have a greater level of detail than a high level RISC datapath diagram. You may complete this electronically or by hand, but we strongly recommend writing it electrically. You can use Adobe Illustrator, Inkscape, Google Drawings, draw.io or any program you want. If working by hand, we recommend working in pencil and combining several sheets of paper for a larger workspace.

You should create a comprehensive and detailed design/schematic. Enumerate all the control signals that you will need. Be careful when designing the memory fetch stage since all the memories we use (BIOS, instruction, data, IO) are synchronous. You should be able to describe in detail any smaller sub-blocks in your diagram.

Although the diagrams from textbooks/lecture notes are a decent starting place, remember that they often use asynchronous-read RAMs for the instruction and data memories, and we will be using synchronous-read Block RAMs. Therefore, we have one stage after IMEM, one stage after DMEM (write-back to register file at the end of this stage), and another stage in-between. Note that the stages before IMEM (e.g. program counter) are not included in the stage count. The reason behind is that Block RAMs in FPGA have a long clk-to-q delay and a small setup time.

## 3.2 Questions

Besides the block diagram, you will be asked to provide short answers to the following questions based on how you structure your block diagram. Write up your answers in any format. The questions are intended to make you consider all possible cases that might happen when your processor execute instructions, such as data or control hazards. It might be a good idea to take a moment to think of the questions first, then draw your diagram to address them.

- 1. How many stages is the datapath you've drawn? (i.e. How many cycles does it take to execute one instruction?)
- 2. How do you handle ALU  $\rightarrow$  ALU hazards?

```
addi x1, x2, 100
addi x2, x1, 100
```

3. How do you handle ALU  $\rightarrow$  MEM hazards?

```
addi x1, x2, 100
sw x1, 0(x3)
```

4. How do you handle MEM  $\rightarrow$  ALU hazards?

```
lw x1, 0(x3)
addi x1, x1, 100
```

5. How do you handle MEM  $\rightarrow$  MEM hazards?

```
lw x1, 0(x2)
sw x1, 4(x2)
```

also consider:

```
1w x1, 0(x2)

sw x3, 0(x1)
```

6. Do you need special handling for 2 cycle apart hazards?

```
addi x1, x2, 100
nop
addi x1, x1, 100
```

- 7. How do you handle branch control hazards? (What prediction scheme are you using, or are you just injecting NOPs until the branch is resolved? If any prediction is done, what is the mispredict latency? What about data hazards in the branch?)
- 8. How do you handle jump control hazards? Consider jal and jalr separately.
- 9. What is the most likely critical path in your design?
- 10. Where do the UART modules, instruction, and cycle counters go? How are you going to drive uart\_tx\_data\_in\_valid and uart\_rx\_data\_out\_ready?
- 11. What is the role of the CSR register? Where does it go?
- 12. When do we read from the BIOS memory for instructions? When do we read from IMEM for instructions? How do we switch from BIOS address space to IMEM address space? In which case can we write to IMEM, and why do we need to write to IMEM? How do we know if a memory instruction is intended for DMEM or any IO device?

# 4 RISC-V CPU Design Specification

#### 4.1 RISC-V 151 ISA

Table 1 contains all of the instructions your processor is responsible for supporting. It contains most of the instructions specified in the RV32I Base Instruction set, and allows us to maintain a relatively simple design while still being able to have a C compiler and write interesting programs to run on the processor. For the specific details of each instruction, refer to sections 2.2 through 2.6 in the RISC-V Instruction Set Manual.

#### 4.1.1 CSR Instructions

You will have to implement 2 CSR instructions to support running the standard RISC-V ISA test suite. A CSR (or control status register) is some state that is stored independent of the register file and the memory. While there are  $2^{12}$  possible CSR addresses, you will only use one of them (tohost = 12'h51E). That means you only need to instantiate one 32-bit register. The tohost register is monitored by the testbench, and simulation ends when a non-zero value is written to this register. A CSR value of 1 indicates success, and a value greater than 1 indicates which test failed.

There are 2 CSR related instructions that you will need to implement:

- 1. csrw tohost, x2 (short for csrrw x0, csr, rs1 where csr = 12'h51E)
- 2. csrwi tohost,1 (short for csrrwi x0,csr,uimm where csr = 12'h51E)

csrw will write the value from rs1 into the addressed CSR. csrwi will write the immediate (stored in the rs1 field in the instruction) into the addressed CSR. Note that you do not need to write to rd (writing to x0 does nothing).

## 4.2 Pipelining

Your CPU must implement this instruction set using a 3-stage pipeline. The division of the datapath into three stages is left unspecified as it is an important design decision with significant performance implications. We recommend that you begin the design process by considering which elements of the datapath are synchronous and in what order they need to be placed. After determining the design blocks that require a clock edge, consider where to place asynchronous blocks to minimize the critical path. The RAMs we are using for the data, instruction, and BIOS memories are both synchronous read and synchronous write.

### 4.3 Hazards

As you have learned in lecture, pipelines create hazards. Your design will have to resolve both control and data hazards. It is up to you how to resolve the hazards. One way is stalling your pipeline and injecting bubbles (NOPs). Alternative way is implementing forwarding, which means forwarding data from your write-back stage.

You'll have to deal with the following types of hazards:

Table 1: RISC-V ISA

31	27	26	25	24		20	19	15	14	12	11	7	6	0	
	funct7				rs2		rs	:1	fun	ct3	:	rd	opo	code	R-type
	ir	nm[	11:0	)]			rs	s1	fun	ct3		rd	opo	code	I-type
i	mm[11:	5]			rs2		rs	s1	fun	ct3	imr	n[4:0]	opo	code	S-type
im	m[12 10]	):5]			rs2		rs	s1	fun	ct3	imm	4:1 11]	opo	code	B-type
	imm[31:12]										:	rd	opo	code	U-type
imm[20 10:1 11 19:12]											:	rd	opo	code	J-type

# RV32I Base Instruction Set

imm[31:12] rd 0110111 LUI									
	imm[31:12]			rd	0010111	AUIPC			
im	m[20 10:1 11 1	9:12]		rd	1101111	JAL			
imm[11:		rs1	000	rd	1100111	JALR			
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ			
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE			
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT			
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE			
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU			
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU			
imm[11:	[0]	rs1	000	rd	0000011	LB			
imm[11:	:0]	rs1	001	rd	0000011	LH			
imm[11:	:0]	rs1	010	rd	0000011	LW			
imm[11:	:0]	rs1	100	rd	0000011	LBU			
imm[11:		rs1	101	rd	0000011	LHU			
imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	SB			
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH			
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW			
imm[11		rs1	000	rd	0010011	ADDI			
imm[11		rs1	010	rd	0010011	SLTI			
imm[11	1	rs1	011	rd	0010011	SLTIU			
imm[11	1	rs1	100	rd	0010011	XORI			
imm[11	1	rs1	110	rd	0010011	ORI			
imm[11		rs1	111	rd	0010011	ANDI			
0000000	shamt	rs1	001	rd	0010011	SLLI			
0000000	shamt	rs1	101	rd	0010011	SRLI			
0100000	shamt	rs1	101	rd	0010011	SRAI			
0000000	rs2	rs1	000	rd	0110011	ADD			
0100000	rs2	rs1	000	rd	0110011	SUB			
0000000	rs2	rs1	001	rd	0110011	SLL			
0000000	rs2	rs1	010	rd	0110011	SLT			
0000000	rs2	rs1 rs1	011	rd	0110011	SLTU			
0000000			100	rd	0110011	XOR			
0000000 rs2		rs1	101	rd	0110011	SRL			
0100000 rs2		rs1	101	rd	0110011	SRA			
0000000	rs2	rs1	110	rd	0110011	OR			
0000000	rs2	rs1	111	rd	0110011	AND			

# $\mathrm{RV}32/\mathrm{RV}64$ Zicsr Standard Extension

Γ	csr	rs1	001	$\operatorname{rd}$	1110011	CSRRW
Γ	csr	uimm	101	$_{ m rd}$	1110011	CSRRWI

- 1. **Read-after-write data hazards** Consider carefully how to handle instructions that depend on a preceding load instruction, as well as those that depend on a previous arithmetic instruction.
- 2. Control hazards What do you do when you encounter a branch instruction, jal (jump and link), or jalr (jump from register and link)? It is not a good idea to forward the branch result directly to the bios/instruction memories, as it will make a long critical path that limits the maximum frequency. You can resolve branches by stalling the pipeline or by a naive branch prediction. In the naive branch prediction, branches are predicted as either always taken or always not taken, and instructions are canceld when the prediction was wrong.

#### 4.4 Register File

We have provided a register file module for you in EECS151.v: ASYNC\_RAM\_1W2R. The register file has two asynchronous-read ports and one synchronous-write port (positive edge). In addition, you should ensure that register 0 is not writable in your own logic, i.e. reading from register 0 always returns 0.

#### 4.5 RAMs

In this project, we are using some memory blocks defined in EECS151.v to implement memories for the processor. As you may recall in previous lab exercises, the memory blocks can be either synthesized to Block RAMs or LUTRAMs on FPGA. For the project, our memory blocks will be mapped to Block RAMs. Therefore, read and write to memory are synchronous.

#### 4.5.1 Initialization

For simulation, the provided testbenches initialize the BIOS memory or instruction/data memory with a program specified by the testbench. The program counter will be initialized accordingly.

For synthesis, the BIOS memory is initialized with the contents of the BIOS program, and the other memories are zeroed out.

#### 4.5.2 Endianness + Addressing

The instruction and data RAMs have 16384 32-bit rows, as such, they accept 14 bit addresses. The RAMs are **word-addressed**; this means that every unique 14 bit address refers to one 32-bit row (word) of memory.

However, the memory addressing scheme of RISC-V is **byte-addressed**. This means that every unique 32 bit address the processor computes (in the ALU) points to one 8-bit byte of memory.

We consider the bottom 16 bits of the computed address (from the ALU) when accessing the RAMs. The top 14 bits are the word address (for indexing into one row of the block RAM), and the bottom two are the byte offset (for indexing to a particular byte in a 32 bit row).




Figure 1: Block RAM organization.

Figure 1 illustrates the 14-bit word addresses and the two bit byte offsets. Observe that the RAM organization is **little-endian**, i.e. the most significant byte is at the most significant memory address (offset '11').

#### 4.5.3 Reading from RAMs

Since the RAMs have 32-bit rows, you can only read data out of the RAM 32-bits at a time. This is an issue when executing an 1h or 1b instruction, as there is no way to indicate which 8 or 16 of the 32 bits you want to read out.

Therefore, you will have to shift and mask the output of the RAM to select the appropriate portion of the 32-bits you read out. For example, if you want to execute a lbu on a byte address ending in 2'b10, you will only want bits [23:16] of the 32 bits that you read out of the RAM (thus storing {24'b0, output [23:16]} to a register).

#### 4.5.4 Writing to RAMs

To take care of sb and sh, note that the we input to the instruction and data memories is 4 bits wide. These 4 bits are a byte mask telling the RAM which of the 4 bytes to actually write to. If we={4'b1111}, then all 32 bits passed into the RAM would be written to the address given.

Here's an example of storing a single byte:

- Write the byte 8'ha4 to address 32'h10000002 (byte offset = 2)
- Set we =  $\{4'b0100\}$
- Set din = {32'hxx\_a4\_xx\_xx} (x means don't care)

#### 4.5.5 Unaligned Memory Accesses

In the official RISC-V specification, unaligned loads and stores are supported. However, in your project, you can ignore instructions that request an unaligned access. Assume that the compiler will never generate unaligned accesses.

### 4.6 Memory Architecture

The standard RISC pipeline is usually depicted with separate instruction and data memories. Although this is an intuitive representation, it does not let us modify the instruction memory to run new programs. Your CPU, by the end of this checkpoint, will be able to receive compiled RISC-V binaries though the UART, store them into instruction memory, then jump to the downloaded program. To facilitate this, we will adopt a modified memory architecture shown in Figure 2. Remember to assign their enebles properly in your logic.




Figure 2: The Riscv151 memory architecture. There is only 1 IMEM and DMEM instance in your CPU but their ports are shown separately in this figure for clarity. The left half of the figure shows the instruction fetch logic and the right half shows the memory load/store logic.

#### 4.6.1 Summary of Memory Access Patterns

The memory architecture will consist of three RAMs (instruction, data, and BIOS). The RAMs are memory resources (block RAMs) contained within the FPGA chip, and no external (off-chip DRAM) memory will be used for this project.

The processor will begin execution from the BIOS memory, which will be initialized with the BIOS program (in software/bios). The BIOS program should be able to read from the BIOS memory (to fetch static data and instructions), and read and write the instruction and data memories. This allows the BIOS program to receive user programs over the UART from the host PC and load them into instruction memory.

You can then instruct the BIOS program to jump to an instruction memory address, which begins execution of the program that you loaded. At any time, you can press the reset button (the right

most button) on the board to return your processor to the BIOS program.

#### 4.6.2 Address Space Partitioning

Your CPU will need to be able to access multiple sources for data as well as control the destination of store instructions. In order to do this, we will partition the 32-bit address space into four regions: data memory read and writes, instruction memory writes, BIOS memory reads, and memory-mapped I/O. This will be encoded in the top nibble (4 bits) of the memory address generated in load and store operations, as shown in Table 2. In other words, the target memory/device of a load or store instruction is dependent on the address. According to this partitioning, the reset signal should reset the PC to the value defined by the parameter RESET\_PC which is by default the base of BIOS memory (32'h40000000).

The target memory/device is also dependent on the address type (PC or DATA). For example the address beginning with 4'h1 refers to the data memory when it is a data address, while it refers to the instruction memory when it is a program counter value.

$\overline{ m Address[31:28]}$	Address Type	Device	Access	Notes
4'b0001	PC	Instruction Memory	Read-only	
4'b0100	PC	BIOS Memory	Read-only	
4'b00x1	Data	Data Memory	Read/Write	
4'b001x	Data	Instruction Memory	Write-Only	If $PC[30] == 1'b1$
4'b0100	Data	BIOS Memory	Read-only	
4'b1000	Data	I/O	Read/Write	

Table 2: Memory Address Partitions

Here are some examples. When we are loading instructions, we are using a PC value as an address, and the instruction memory is read when it starts with 4'h1, while the BIOS memory is read when it starts with 4'h4. On the other hand, when we are loading data by load instructions, the address type is Data, and the data memory is read when it starts with 4'h1, while the BIOS memory is read when it starts with 4'h4.

One tricky thing is that a store to an address beginning with 4'h3 will write to both the instruction memory and the data memory, while storing to addresses beginning with 4'h2 or 4'h1 will write to either the instruction memory or the data memory, respectively.

### 4.6.3 Memory Mapped I/O

At this stage in the project the only way to interact with your CPU is through the UART. The UART from Lab 5 accomplishes the low-level task of sending and receiving bits from the serial lines, but you will need a way for your CPU to send and receive bytes to and from the UART. To accomplish this, we will use memory-mapped I/O, a technique in which registers of I/O devices are assigned memory addresses. This enables load and store instructions to access the I/O devices as if they were memory.

To determine CPI (cycles per instruction) for a given program, the I/O memory map is also used to include instruction and cycle counters.

Table 3 shows the memory map for this stage of the project.

Table 3: I/O Memory Map

Address	Function	Access	Data Encoding
32'h80000000	UART control	Read	{30'b0, uart_rx_data_out_valid, uart_tx_data_in_ready}
32'h80000004	UART receiver data	Read	{24'b0, uart_rx_data_out}
32'h80000008	UART transmitter data	Write	{24'b0, uart_tx_data_in}
32'h80000010	Cycle counter	Read	Clock cycles elapsed
32'h80000014	Instruction counter	Read	Number of instructions executed
32'h80000018	Reset counters to 0	Write	N/A

You should treat I/O such as the UART just as you would treat the data memory. The software checks the uart\_rx\_data\_out\_valid and uart\_tx\_data\_in\_ready signals by a load from 32'h80000000, and proceeds to a load from 32'h80000004 or a store to 32'h80000008 if the corresponding valid or ready signal is 1. Then your datapath will fetch uart\_rx\_data\_out or update uart\_tx\_data\_in, while asserting uart\_rx\_data\_out\_ready or uart\_tx\_data\_in\_valid, respectively.

The cycle counter should be incremented every cycle, and the instruction counter should be incremented for every instruction that is committed (you should not count bubbles injected into the pipeline or instructions run during a branch mispredict). From these counts, the CPI of the processor can be determined for a given benchmark program.

# 5 Checkpoint 2: Implementation of RISC-V CPU

This checkpoint requires a fully functioning three stage RISC-V CPU. You need to demonstrate the BIOS functionality by loading the mmult program over the UART, and successfully jumping to and executing the program.

# 5.1 Testing

The design specified for this project is a complex system and debugging can be very difficult without tests that increase visibility of certain areas of the design. In assigning partial credit at the end for incomplete projects, we will look at testing as an indicator of progress. A reasonable order in which to complete your testing is as follows:

- 1. Test your modules in isolation using testbenches that you write by yourself
- 2. Test one instruction at a time with a hand-written assembly (sim/asm\_tb.v)
- 3. Test that your CPU pipeline works with sim/cpu\_tb.v
- 4. Test with the RISC-V ISA test suite (make isa-tests)
- 5. Test with other C programs in software/c\_tests (make c-tests)
- 6. Test the CPU's memory mapped I/O with uart\_parse\_tb.v and echo\_tb.v
- 7. Test the CPU's memory mapped I/O counters with mmio\_counter\_tb.v
- 8. Test the CPU's memory mapped I/O with the BIOS software program with bios\_tb.v

Details are explained in Section 6. You can run all tests other than mmio\_counter\_tb.v by running

```
./script/run_all_sims.py
```

in the hardware directory. The stdout/stderr will be dumped in hardware/test\_results.

Once you pass the BIOS testbench, you can implement and test your processor on the FPGA.

### 5.2 Programming

The build flow is identical to the labs. Run make synth in the hardware directory to synthesize z1top, run make impl to run place and route and bitstream generation, and run make program (or make remote) to program the bitstream onto the FPGA.

Make sure you check the synthesis log in build/synth/synth.log for unexpected warnings before proceeding to place and route.

Execute the mmult program on your FPGA, and verify its result checksum. Instructions are explained in Section 7.

#### 5.3 How to Get Started

It might seem overwhelming to implement all the functionality that your processor must support. The best way to implement your processor is in small increments, checking the correctness of your processor at each step along the way. Here is a guide that should help you plan out Checkpoint 2:

- 1. First steps. Implement each of the components such as ALU. Unit test them.
- 2. Memory. In the beginning, only use the instruction memory in the instruction fetch stage and only use the data memory in the memory stage. The BIOS memory is not used except in bios\_tb.v.
- 3. Connect stages and pipeline. Connect your modules together and pipeline them. At this point, you should be able to run integration tests using assembly tests for most R and I type instructions.
- 4. Implement handling of control hazards. Stall (insert bubbles) your pipeline to resolve control hazards if any, associated with JAL, JALR, and branch instructions. Don't worry about data hazards for now. Test that control instructions work properly with assembly tests.
- 5. Implement handling of data hazards. Implement stalling or forwarding to resolve data hazards. Unless resolved by stalling, you have to forward to ALU inputs and memory data input. Test comprehensively; most of your bugs will come from incomplete or faulty handling of data hazards. At this point, your CPU should be able to pass the cpu\_tb.v test, isa-tests, and c-tests. Some people fail those tests because of not resetting pipeline registers properly. Those registers need to reset one cycle after the reset signal of CPU turns off i.e. you need to delay it one cycle using a register.
- 6. Integrate UART. Add the UART to the memory stage, in parallel with the instruction/data memories. Detect when an instruction is accessing the UART and route the data to the UART accordingly. Make sure that you are setting the UART ready/valid control signals properly as you are feeding or retrieving data from it. We have provided uart\_parse\_tb.v and echo\_tb.v which performs a test of the UART.
- 7. Add instruction and cycle counters. Add the memory mapped IO components, by first adding the cycle and instruction counters. These are just 2 32-bit registers that your CPU should update on every cycle and every instruction respectively. Verify it works using mmio\_counter\_tb.v.
- 8. Add BIOS memory reads. Add the BIOS memory to the memory stage to be able to load data from it. Write assembly tests that contain some static data stored in the BIOS memory and verify that you can read that data.
- 9. Add Inst memory writes and reads. Add the instruction memory to the memory stage to be able to write data to it when executing inside the BIOS memory. Also add the BIOS memory to the instruction fetch stage to be able to read instructions from it. You may edit asm\_tb.v to test the functionality. Change the destination of \$readmemh to the BIOS memory, and update the initial program counter value, which is given to your CPU as a parameter. You may also have to change 0x10000000 in asm.ld to 0x40000000. Possible tests are first write instructions to the instruction memory, and then jump (using jalr) to instruction memory to see that the right instructions are executed. Test with bios\_tb.v to verify your CPU is fully functioning.
- 10. Run the BIOS. If everything so far has gone well, program the FPGA. Verify that the BIOS performs as expected. As a precursor to this step, you might try to build a bitstream with

- the BIOS memory initialized with the echo program. To do so, change the STRINGIFY\_BIOS macro function in z1top.v to x/../software/echo/echo.hex.
- 11. Run matrix multiply. Run the mmult program on the FPGA with the run\_fpga.py script (located under scripts). Verify that it returns the correct checksum. Check the CPI when running the mmult program.

# 5.4 How to Succeed in This Checkpoint

Start early and work on your design incrementally. Keep the block diagram up to date as you write Verilog. Unit test each component such as ALU, decoder, etc. It is a good idea to separate those components into different modules (in different Verilog files), while instantiating them in your CPU module. After testing your CPU pipeline with cpu\_tb.v, test with RISC-V ISA test suite and other C programs. If your CPU is not working properly, you should go back to the assembly test to figure out the bug. The final BIOS program is several 1000 lines of assembly and will be nearly impossible to debug by just looking at the waveform.

The most valuable asset for this checkpoint will not be your GSIs but will be your fellow peers who you can compare notes with and discuss design aspects with in detail. However, do NOT under any circumstances share source code.

Once you're tired, go home and *sleep*. When you come back you will know how to solve your problem.

# 6 Testing

#### 6.1 Unit Tests

You should write unit tests for the isolated components of your CPU such as the register file, decoder, and ALU in hardware/sim. The tests should contain assertions and check correct behavior under several common and extreme conditions.

Run them just like you did in the labs. For example, after you write sim/your\_tb.v, run make sim/your\_tb.fst (iverilog) or make sim/your\_tb.vpd (VCS). View the waveforms with gtkwave sim/your\_tb.fst & or dve -vpd sim/your\_tb.vpd &.

# 6.2 Assembly Tests

Once you connected the instruction memory in the instruction fetch stage and the data memory in the memory stage, you should be able to run assembly tests using hardware/sim/asm\_tb.v. Edit software/asm/start.s by hand to add other tests you want. It will be loaded into the instruction memory by the testbench, where the RESET\_PC parameter is set to start the test in the IMEM instead of the BIOS. Make sure you have used it in riscv\_core/cpu.v.

Initially, and if you change start.s, you need to run make in software before running simulation.

The start.s contains the following instructions.

```
# Test ADD
li x10, 100  # Load argument 1 (rs1)
li x11, 200  # Load argument 2 (rs2)
add x1, x10, x11  # Execute the instruction being tested
li x20, 1  # Set the flag register for the testbench
# Now we check that x1 contains 300 in the testbench
```

The asm\_tb toggles the clock one cycle at time and waits for register x20 to be written with a particular value (in the above example: 1). Once x20 contains 1, the testbench inspects the value in x1 and checks if it is 300, which indicates your processor correctly executed the add instruction.

If the testbench times out it means x20 never became 1, so the processor got stuck somewhere or x20 was written with another value.

You should add your own tests to verify that your processor can execute different instructions correctly. Modify and compile start.s with your tests, add your checks to asm\_tb.v, and then rerun the RTL simulation.

#### 6.3 CPU Test

Once you are confident that your processor is working, you will want to perform a comprehensive test. The provided sim/cpu\_tb.v tests all the RV32I instructions.

To pass this testbench, you should have a working CPU implementation that can decode and execute all the instructions in the spec, including the CSR instructions. Several basic hazard cases are also tested.

Unlike other testbenches, this testbench does not work with any software code, but rather it manually initializes the instructions and data in the memory blocks as well as the register file content for each test. The testbench does not cover reading from BIOS memory nor memory mapped IO.

#### 6.4 RISC-V ISA Tests

These are tests developed in the RISC-V community. To run the tests, run make isa-tests or make sim/isa/lw.fst for a specific test.

The simulation log details which tests passed and failed and the number of clock cycles elapsed. If you're failing a test, debug using the generated assembly dump in software/riscv-isa-tests.

The assembly dump files are extremely helpful in debugging at this stage. If you look into a particular dump file of a test (e.g., add.dump), it contains several subtests in series. The CSR output from the simulation indicates which subtest is failing to help you narrow down where the problem is, and you can start debugging from there.

#### 6.5 C Tests

Next, you will test your processor with some small RISC-V C programs. The C tests are in software/c\_tests. You should go into each folder, understand what the program is trying to do. The available tests are strcmp, vecadd, fib, sum, replace, and cachetest.

To run the test, run make c-tests or make sim/c\_tests/fib.fst for a specific program. These tests could help reveal more hazard bugs in your implementation. strcmp is particularly important since it is frequently used in the BIOS program.

The tests use CSR instruction to indicate if they are passed (e.g., write 1 to the CSR register if passed). Following that practice, you can also write your custom C programs to further test your CPU.

As an additional tip for debugging, try changing the compiler optimization flag in the Makefile of each software test (e.g., -02 to -01 or -00), and see if your processor still passes the test. Different compiler settings generate different sequences of assembly instructions, and some might expose subtle hazard bugs yet to be covered by your implementation.

#### 6.6 UART and Echo Tests

You should have your UART modules integrated with the CPU before running these tests. These tests verify if your CPU is able to: check the UART status, read a character from UART Receiver, and write a character to UART Transmitter.

Take a look at the software code software/echo/echo.c to see what it does. The testbench sends several characters over the serial rx line and sees if they are returned correctly. The software/uart\_parse/uart\_parse.c emulates the first few instructions of BIOS program. The testbench checks if it sends and receives the correct sequence.

#### 6.7 MMIO Counter Test

This test executes 10 NOPs and a for loop with 10 iterations, and prints out the values of counters for each.

You should not include the NOPs injected by your hardware in the instruction count. You may include software NOPs, but you don't have to. Note that in other classes you might be asked to include software NOPs in the instruction count.

Remember that only the completed instructions are counted (the instructions that have passed the last stage of your pipeline). The expected values for the instruction counts are around 2 (reset counters and load cycle count) or 12 (with 10 software NOPs), and 23 (loop initialization and 2  $^*$  10 for loop iterations besides the first reset and cycle count load).

#### 6.8 BIOS Test

We have provided a BIOS program in software/bios that allows you to interact with your CPU and download other programs over UART. The BIOS program is an infinite loop that reads from the UART, checks if the input string matches a known control sequence, and then performs an associated action. For detailed information on the BIOS, see Section A.

The BIOS testbench sim/bios\_tb.v emulates the interaction between the host and your CPU via the serial lines orchestrated by the BIOS program. It tests four basic functions of the BIOS program:

- sending an invalid command
- storing to an address (in IMEM or DMEM)
- loading from an address (in IMEM or DMEM)
- jumping to an address (from BIOSMEM to IMEM)

# 7 Programming

#### 7.1 Manual Tests

After programming, open screen to access the serial port:

```
screen $SERIALTTY 115200
```

Press the reset button (the right most button) to make the CPU PC go to the start of BIOS memory.

If all goes well, you should see a 151 > prompt after pressing return. The following commands are available:

- jal <address>: Jump to address (hex)
- [sw, sb, sh] <data> <address>: Store data (hex) to address (hex).
- [lw, lbu, lhu] <address>: Prints the data at the address (hex).
- run: Jump to 0x10000000.

As an example, running sw cafef00d 10000000 should write to the data memory and running lw 10000000 should print the output 10000000: cafef00d. Please also pay attention that writes to the instruction memory. You may try sw ffffffff 20000000 that writes to the data memory, where lw 10000000 still should yield cafef00d.

Once you're done, make sure that you close screen using Ctrl-a Shift-k, or other students won't be able to use the serial port! If you can't access the serial port you can run killscreen to kill all screen sessions.

## 7.2 Loading Software Programs

In addition to the command interface, the BIOS allows you to load programs to the CPU. With screen closed, run:

```
./scripts/hex_to_serial.py <hex_file>
```

This script stores the hex file to the subsequent addresses from 0x30000000, which means data is written to both the data and instruction memories. You may first try loading the echo program by

```
./scripts/hex_to_serial.py ../software/echo/echo.hex
```

Then, jump to the loaded instructions in your screen session by run. It is just an alias of jal 10000000. In this case, as you loaded the echo program, you should see the characters you typed sent back and printed on your screen.

After you make sure that your FPGA are executing the loaded program correctly, reset your FPGA (the rightmost button) and try the mmult program in ../software/benchmark/mmult/mmult.hex. For running benchmark programs, you can use another script:

```
./script/run_fpga.py <hex_file>
```

For mmult, run ./script/run\_fpga.py ../software/benchmark/mmult/mmult.hex.

This internally calls hex\_to\_serial.py and issues run command to begin execution. It will display the results from the serial tx line to stdout if the program successfully finishes.

The mmult program computes S = AB, where A and B are  $64 \times 64$  matrices. The program will print a checksum and the counters discussed in Memory Mapped IO. The correct checksum is 0001f800. If nothing printed out, there is likely a problem in your CPU with one of the instructions that is used by the BIOS but not mmult.

The program will also output the values of your instruction and cycle counters (in hex). These can be used to calculate the CPI for this program.

# 8 Optimization

#### 8.1 Overview

Project requirements and grading will be different this semester than in recent semesters. We would like to be as fair as possible and to give you an experience that closely matches what you will find in industry. Therefore we will assign your project grade using a figure of merit (FOM) computed based on your design. The FOM in this case will be a combination of your processor's maximum clock frequency  $(F_{max})$ , average cycles per instruction (CPI), and cost:

$$FOM = \frac{F_{max}}{CPI \cdot cost}$$

 $F_{max}$  is the maximum clock frequency at which your processor correctly passes our test benchmarks. CPI is the average cycle per instruction for your processor running our benchmarks, as described below. Cost will be based on which and how many FPGA elements your design includes, as detailed in the post place synthesis report. It will be computed using a script that processes your report and forms a weighted sum of all the elements in your design. The weights correspond to the relative chip area that each element occupies. We will not, however, include the cost of FPGA block RAM memory elements.

We include *cost* in the FOM because we want to encourage simpler designs. Experience shows that debugging times increases very quickly with design complexity, and in the past many students have had trouble debugging complex designs by the end of the semester. You will have a much better experience and learn more by keeping your design simple. On the other hand, we would like you to explore options for improving performance. But while doing so you should be mindful of whether or not extra complexity to improve performance is worth the extra cost. Therefore if you are tempted to add complexity, make sure that it will actually improves the FOM.

The lab grading break down will be as follows:

50% Correctly functioning 3-stage (at least) processor, without regard for performance and cost.

**35%** FOM optimizations.

5% Checkpoints.

10% Final report.

Once you have a functionally correct processor, the next steps will be to modify it to achieve a higher FOM and thus achieve a higher grade. We will give you suggestions on how to maximize the FOM (and therefore your grade), but it will be up to you to make good decisions as to how to optimize your design.

For purposes of computing the FOM, we will rely on two counters that you are required to implement as described in the project specification document. One counts cycles and the other counts instructions. Our benchmarks automatically clear the counters and reports the counts after the run. In addition to using our benchmark programs you are welcome to write your own. We will provide a script that takes as input the two counter values, your  $F_{max}$ , and a report (.rpt) file, and outputs the CPI and the FOM values. For final checkoff we will use the  $F_{max}$  value from running your

processor on the FPGA board and will use the "post\_place\_utilization.rpt" file to determine the cost. However, since place and route might take significant time as your design grows in complexity, to speed up your design space exploration, you might want to use the "post\_synth\_utilization.rpt" file for costs, estimate  $F_{max}$  based on your synthesis target and available slack from the timing report, and use simulation to get the cycle and instruction counts. However, because the simulator is significantly slower than running on the actual FPGA, this approach will only work for small benchmark programs.

It should go without saying that to improve the FOM, you will need to increase  $F_{max}$ , decrease CPI, decrease cost, or some combination of these. You should be able to improve  $F_{max}$  without substantially changing the microarchitecture of your design by shortening the critical path. Of course, after you improve one path, you might then want to optimize the next longest. Improving a path could come down to how you write the Verilog, or you might need to rearrange the logic. Also, obviously, increasing the number of pipeline stages might also shorten the critical path, but such a change could have an adverse effect on CPI and cost; so proceed with caution. In this design, a small Dcache and/or Icache might also help improve  $F_{max}$ , if you can find a way to build a cache that is substantially faster than block RAM. To improve CPI, you might consider using branch prediction. Also, you might even want to consider mechanisms that would bring CPI below 1 — however, these mechanisms can get tricky to design. If you have other ideas and are unsure if it will help, feel free to talk with us and get our feedback before investing time in an idea that may or may not work out.

For a 3-stage unoptimized design, we expect typical values around:  $F_{max} = 60 \text{ MHz}$ , CPI = 1.5, and cost = 1.5 M, and therefore a FOM of around 25.

At a later date we will post approximate FOM grade targets (what FOM values correspond to project point assignments). Also, we will try to find a way to occasionally anonymously post updates on FOM values that other groups have achieved.

### 8.2 FOM Scripts

Several scripts are provided to calculate the FOM of your design. After compiling the programs (make in the software directory), you can simply run

```
./script/fom.py
```

in the hardware directory. It returns an estimated FOM based on CPIs for the smaller version of benchmark programs. Since we have multiple benchmark programs, the geometric mean of their CPIs is used in the FOM formula.

To get the actual FOM using the real CPI, use -r option. It calls run\_fpga.py for all benchmarks to obtain the real CPI. Make sure you program the FPGA and close your screen before running the script.

The cost is calculated based on one of the following:

- ./build/synth/post\_synth\_utilization.rpt
- ./build/impl/post\_place\_utilization.rpt

By default, the fom.py script compares the last modification time and uses the newer one. You can force it to use ./build/synth/post\_synth\_utilization.rpt with -s option, or the other one with -i option. Use -u option to specify the report in other location. Note that for the final grade, we will use ./build/impl/post\_place\_utilization.rpt.

Your design must not use any latches (LDCE and LDPE). If your design is using other components not covered in the cost function, please let us know.

The maximum frequency is automatically read from timing summary reports:

- ./build/synth/post\_synth\_timing\_summary.rpt
- ./build/impl/post\_rote\_timing\_summary.rpt

clk\_out1\_design\_1\_clk\_wiz\_0\_1 in the report is the clock signal driving your CPU. By default, it uses the one in the same directory as the selected resorce utilization report. You can manually specify it with -t option. Again, we will use ./build/impl/post\_rote\_timing\_summary.rpt for the final grade.

You can manually override each of cost,  $F_{max}$ , and CPI with -c, -f, and -p option, respectively.

The following boxes show the log of fom.py on unoptimized 2-stage pipeline for your reference. Here, we are using 62.5 MHz clock frequency (CPU\_CLOCK\_PERIOD=15). The estimated FOM was 30.54 as shown below.

```
$ ./scripts/fom.py
Using build/impl/post_place_utilization.rpt (last modified: Wed Apr 5 03:06:32

→ 2023)

Using build/impl/post_route_timing_summary.rpt (last modified: Wed Apr 5
→ 03:08:05 2023)
Running simulation...
Result: 000000e0
Cycle Count: 00005483
Instruction Count: 00004476
      27974 sim. cycles] mmult PASSED!
Result: 0000004f
Cycle Count: 00007d03
Instruction Count: 00005bf3
      37929 sim. cycles] bdd PASSED!
...simulation complete
Cycle Counts: [21635, 32003]
Instruction Counts: [17526, 23539]
CPIs: [1.23, 1.36]
CPI (geomean): 1.30
Fmax: 62.5
CPI: 1.30
Cost: 1579727
```

```
FOM (estimate): 30.54
```

For the actual FOM, we have to run the benchmarks on the FPGA with -r option. The log for the same design is shown below. The actual FOM was 29.58 for this design.

```
$ ./scripts/fom.py -r
Using build/impl/post_place_utilization.rpt (last modified: Wed Apr 5 03:06:32

→ 2023)

Using build/impl/post_route_timing_summary.rpt (last modified: Wed Apr 5
→ 03:08:05 2023)
Running on FPGA...
Sending command: file 30000000 6100
Sent 6100/6100 bytes
Done
Sending command: run
Result: 000017a4
Cycle Count: 0057e4d8
Instruction Count: 003d2ef4
Done
Sending command: file 30000000 2368
Sent 2368/2368 bytes
Done
Sending command: run
Result: 0001f800
Cycle Count: 00f50332
Instruction Count: 00c4c2ed
Done
...FPGA run complete
Cycle Counts: [5760216, 16057138]
Instruction Counts: [4009716, 12894957]
CPIs: [1.44, 1.25]
CPI (geomean): 1.34
Fmax: 62.5
CPI: 1.34
Cost: 1579727
FOM: 29.58
```

As you can see, the real CPIs are different from what we got in simulation, since benchmark sizes are different. That is, you should compare an estimated FOM with another estimated FOM, and an actual FOM with another actual FOM, not in a mixed manner.

### 8.3 Target Clock Frequency

By default, the CPU clock frequency is set at 50 MHz. It should be easy to meet timing at 50 MHz. Please try higher frequencies by decreasing the CPU\_CLOCK\_PERIOD parameter (starting at 20, with a step size of 1) in hardware/src/zltop.v. The unit of the clock period is ns, e.g. CPU\_CLOCK\_PERIOD = 10 means 10 ns clock period and 100 MHz frequency. Placement and route (make impl) will take more time if you use a higher frequency.

Vivado tries to meet the timing (setup time and hold time) based on the estimated delay. If it fails to meet the timing, it will display the following line (also saved in build/impl/impl.log):

CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing  $\rightarrow$  requirements. Please see the timing summary report for details on the  $\rightarrow$  timing violations.

However, the delay estimation is not accurate where Vivado uses larger delay than the actual delay. In this project, your design may violate the timing constraints as long as it can execute benchmarks correctly on the FPGA board. If it runs correctly, you will find the following result checksums and instruction counts:

- bdd
  - Result: 000017a4
  - Instruction Count: 003d2ef4
- mmult
  - Result: 0001f800
  - Instruction Count: 00c4c2ed

Note that the instruction count may be slightly different depending on your pipeline stages.

The detailed report for timing can be found at build/impl/post\_route\_timing\_summary.rpt. The section Max Delay Paths shows the critical path in your design. The signals may have been renamed during optimization, but you should be able to guess what they were. You need to simplify or pipeline the critical path to increase the maximum working frequency.

The slack is the amount of time between when the signal arrives at the data input of register and when the clock input of the register is triggered. It is negative if the timing constraints are violated. We observed that the FPGA works correctly even with -6 ns slack for the given benchmarks.

#### 8.4 Controlling Vivado

Vivado behaves very differently even when only a small change is made in the RTL. Vivado performs timing optimization as well as area optimization during synthesis, which also involves optimization across module boundaries. Moreover there is a phase ordering problem, where optimizations are performed sequentially without knowing how much impact each optimization has on the subsequent optimizations.

To control Vivado, you are allowed to modify the scripts: scripts/synth.tcl and scripts/impl.tcl. These scripts originally runs all commands with default settings. You should add an appropriate

set of flags depending on your goal (FOM in our case). For example, if you're trying to reduce the cost, you should add -directive AreaOptimized\_high to the synth\_design command, while it could degrade the maximum frequency. All possible options are listed in the manual below.

Synthesis: page 8- in https://docs.xilinx.com/v/u/2021.1-English/ug901-vivado-synthesis Implementation: https://docs.xilinx.com/r/2021.1-English/ug904-vivado-implementation

You might wonder why the default options does not work perfectly, but this is a quite common problem among all EDA tools. Depending on your design, one optimization works much better than the others. EDA companies have a large support team work with their customers to find the best set of optimizations. Hardware design is an iterative process adjusting the EDA tools for the RTL while updating the RTL for the tools. Writing a functionally correct RTL is merely the first step of design, probably the easiest step.

# Appendices

# Appendix A BIOS

This section was written by Vincent Lee, Ian Juch, and Albert Magyar. Updated by Yukio Miyasaka.

# A.1 Background

For the first checkpoint we have provided you a BIOS written in C that your processor is instantiated with. BIOS stands for Basic Input/Output System and forms the bare bones of the CPU system on initial boot up. The primary function of the BIOS is to locate, and initialize the system and peripheral devices essential to the PC operation such as memories, hard drives, and the CPU cores.

Once these systems are online, the BIOS locates a boot loader that initializes the operating system loading process and passes control to it. For our project, we do not have to worry about loading the BIOS since the FPGA eliminates that problem for us. Furthermore, we will not deal too much with boot loaders, peripheral initialization, and device drivers as that is beyond the scope of this class. The BIOS for our project will simply allow you to get a taste of how the software and hardware layers come together.

The reason why we instantiate the memory with the BIOS is to avoid the problem of bootstrapping the memory which is required on most computer systems today. Throughout the next few checkpoints we will be adding new memory mapped hardware that our BIOS will interface with. This document is intended to explain the BIOS for checkpoint 1 and how it interfaces with the hardware. In addition, this document will provide you pointers if you wish to modify the BIOS at any point in the project.

#### A.2 Loading the BIOS

For the first checkpoint, the BIOS is loaded into the Instruction memory when you first build it. As shown in the Checkpoint 1 specification, this is made possible by instantiating your instruction memory to the BIOS file by building the block RAM with the bios.hex file. If you want to instantiate a modified BIOS you will have to change this .hex file in your block RAM directory and rebuild your design and the memory.

To do this, simply cd to the **software/bios** directory and make the .hex file by running "make". This should generate the .hex file using the compiler tailored to our ISA. The block RAM will be instantiated with the contents of the .hex file. When you get your design to synthesize and program the board, open up screen using the same command from Lab 5:

screen \$SERIALTTY 115200

or

screen /dev/ttyUSB0 115200

Once you are in screen, if you CPU design is working correctly you should be able to hit Enter and a carrot prompt '>' will show up on the screen. If this doesn't work, try hitting the reset

button on the FPGA. If you can't get the BIOS carrot to come up, then your design is not working and you will have to fix it.

# A.3 Loading Your Own Programs

The BIOS that we provide you is written so that you can actually load your own programs for testing purposes and benchmarking. Once you instantiate your BIOS block RAM with the bios.hex file and synthesize your design, you can transfer your own program files over the serial line.

To load you own programs into the memory, you need to first have the .hex file for the program compiled. You can do this by copying the software directory of one of our C programs folders in **software** directory and editing the files. You can write your own RISC-V program by writing test code to the .s file or write your own c code by modifying the .c file. Once you have the .hex file for your program, impact your board with your design and run:

./script/hex\_to\_serial.py <file name>

The <file name> field corresponds to the .hex file that you are to uploading to the instruction memory.

Once you have uploaded the file, you can fire up screen and run the command:

run

Note that the instruction memory size is limited in address size so large programs may fail to load.

# A.4 The BIOS Program

The BIOS itself is a fairly simple program and composes of a glorified infinite loop that waits for user input. If you open the bios.c file, you will see that the main method composes of a large for loop that prints a prompt and gets user input by calling the read\_token method. If at any time your program execution or BIOS hangs or behaves unexpected, you can hit the reset button, the rightmost button on your board, to reset the program execution to the main method. The read\_token method continuously polls the UART for user input from the keyboard until it sees the character specified by ds. In the case of the BIOS, the termination character read\_token is called with is the 0xd character which corresponds to Enter. The read\_token method will then return the values that it received from the user.



Figure 3: BIOS Execution Flow

The buffer returned from the read\_token method with the user input is then parsed by comparing the returned buffer against commands that the BIOS recognizes. If the BIOS parses a command successfully it will execute the appropriate subroutine or commands. Otherwise it will tell you that the command you input is not recognized. If you want to add commands to the BIOS at any time in the project, you will have to add to the comparisons that follow after the read\_token subroutine in the BIOS.

#### A.5 The UART

You will notice that some of the BIOS execution calls will call subroutines in the uart.c file which takes care of the transmission and reception of byte over the serial line. The uart.c file contains three subroutines. The first subroutine, uwrite\_int8 executes a UART transmission for a single byte by writing to the output data register. The second subroutine uwrite\_int8s allows you to process an array of type int8\_t or chars and send them over the serial line. The third routine uread\_int8 polls the UART for valid data and reads a byte from the serial line.

In essence, these three routines are operating the UART on your design from a software view using the memory mapped I/O. Therefore, in order for the software to operate the memory map correctly, the uart.c module must store and load from the correct addresses as defined by out memory map. You will find the necessary memory map addresses in the uart.h file that conforms to the design specification.

## A.6 Command List

The following commands are built into the BIOS that we provide for you. All values are interpreted in hexadecimal and do not require any radix prefix (ex. "0x"). Note that there is not backspace command.

- jal <hexadecimal address> Moves program execution to the specified address
- lw <hexadecimal address> Displays word at specified address to screen
- lhu <hexadecimal address> Displays half at specified address to screen
- 1bu <hexadecimal address> Displays byte at specified address to screen
- sw <value> <hexadecimal address> Stores specified word to address in memory
- sh <value> <hexadecimal address> Stores specified half to address in memory
- sb <value> <hexadecimal address> Stores specified byte to address in memory
- run Alias of jal 10000000

There is another command file in the main() method that is used only when you execute hex\_to\_serial.py. When you execute hex\_to\_serial.py, your workstation will initiate a byte transfer by calling this command in the BIOS. Therefore, don't mess with this command too much as it is one of the more critical components of your BIOS.

## A.7 Adding Your Own Features

Feel free to modify the BIOS code if you want to add your own features during the project for fun or to make your life easier. If you do choose to modify the BIOS, make sure to preserve essential functionality such as the I/O and the ability to store programs. In order to add features, you can either add to the code in the bios.c file or create your own c source and header files. Note that you do not have access to standard c libraries so you will have to add them yourself if you need additional library functionality.