
EECS 151/251A Homework 8

Due Friday, November 18th, 2022 11:59PM

Problem 1: Carry Lookaheadache

Recall from the lecture that Kogge-Stone adder is a parallel prefix form carry look-ahead adder (CLA). In this problem, we'd like to design and analyze a 16-bit radix-4 Kogge-Stone adder.

(a) Write down the Boolean functions of the gate implementation of following building blocks for the radix-4 Kogge-Stone adder. You may use AND, OR and XOR only. Also, how should you handle cases where certain 4-input prefix cells have fewer than 4 pairs of input?



Solution:

 $G_i = A_i B_i, \quad P_i = A_i \oplus B_i$ Pre-processing:

 $G_{l:i} = G_l + (P_l(G_k + (P_k(G_j + P_jG_i))))$ $P_{l:i} = P_lP_kP_jP_i$ 4-input prefix:

 $S_i = P_i \oplus G_{i-1:0}$ Post-processing:

If a prefix cell has only two or three pairs of input, then these input should be viewed as grounded (zero).

- (b) Which of the following are true for radix-4 Kogge-Stone adder?
 - ____ Compared to Radix-2 adders, Radix-4 adders reduce the depth of the tree by a factor of 4 (excluding the input and output stages).
 - ____ An N-bit Radix-4 adders has $\mathcal{O}(\sim log_4(N))$ in time.
 - ____ It is possible to implement a 32-bit Kogge-Stone adder using only the building blocks in part (a).

Solution:

- F. Radix-4 adders reduce the depth by a factor of 2.
- T. But do keep in mind that each stage takes longer time.
- T. You might need to leave some intermediate P,G outputs unconnected, though.
- (c) Suppose given the following propagation delays:

$$t_{AND} = 5ps$$
, $t_{OR} = 4ps$, $t_{XOR} = 7ps$

Derive the critical path of the 16-bit Kogge-Stone adder based on your implementation in part (a), ignoring the delays in routing. (Hint: If you are not sure about the topology, take a look at the slides in Lecture 19.)

Solution:

The longest path will go through: 1 pre-processing cell + 2 four-input prefix cells + 1 post-processing cell. So the total delay is:

$$t_{critical} = max\{5ps, 7ps\} + 2 \times (5ps + 4ps + 5ps + 4ps + 5ps + 4ps) + 7ps$$

= $7ps + 2 \times 27ps + 7ps$
= $68ps$

(d) Based on your result above, what's the maximum clock frequency for this 16-bit adder?


Solution:

$$f_{max} = 1/t_{critical}$$

$$\approx 1.47 \times 10^{10} \ Hz$$

$$= 14.7 \ GHz$$

(e) (251A Only) In reality, those prefix cells will not be built using the basic 2-input AND, OR, XOR gates. Instead, they will be built as a big CMOS gate (and inverters). Draw the schematic of the 4-input prefix cell for $\bar{G}_{l:i}$ and $\bar{P}_{l:i}$ respectively with the minimum number of transistors.



Problem 2: Booth's Bizarre Invention

Refer to the following table of the behavior of Booth recoding.

B_{K+1}	B_K	B_{K-1}	Action
0	0	0	add 0
0	0	1	add A
0	1	0	add A
0	1	1	add 2A
1	0	0	sub 2A
1	0	1	sub A
1	1	0	sub A
1	1	1	add 0

Write down the sequence of operation and the final result given the following unsigned two input numbers:

$$01100111 (A) \times 10110010 (B)$$

Answer should be in the format of:

```
Solution:
            (B[1:-1]=100):
                            sub 2A,
           (B[3: 1]=001):
                            add A,
           (B[5: 3]=110):
                            sub A,
           (B[7: 5]=101):
                            sub A,
           (B[9: 7]=001):
                            add A
                    result
                            = -(2A) + (A << 2) - (2A << 4) - (A << 6) + (A << 8)
                            = -0000000(01100111)0 + 000000(01100111)00
                              - 0000(01100111)0000 - 00(01100111)000000
                              + (01100111)00000000
                            = 0100 \ 0111 \ 1001 \ 1110 \ (18334 \ in \ decimal)
```