
${\rm EECS151/251A}$ - Homework 3 Solutions

Problem 1

(1.1)

$$\begin{aligned} Out &= \overline{A}\overline{B}\overline{C}\overline{D} + \overline{A}\overline{B}\overline{C}D + \overline{A}\overline{B}C\overline{D} + \overline{A}B\overline{C}\overline{D} + \overline{A}B\overline{C}D + \overline{A}BC\overline{D} + \overline{A}BCD \\ &+ A\overline{B}\overline{C}\overline{D} + A\overline{B}\overline{C}D + A\overline{B}C\overline{D} + ABC\overline{D} \end{aligned}$$

(1.2)



$$Q = \overline{A}B + \overline{B}\overline{C} + C\overline{D}$$

(1.3)




Figure 1: Direct implementation of the simplified SOP representation.





Figure 2: NAND-only implementation of the simplified SOP representation.


Problem 2

(2.1)



$$Q = \overline{B}\overline{C}D + A\overline{B}\overline{C} + A\overline{D}\overline{E} + BD\overline{E} + B\overline{C}E\overline{F}$$

(2.2)



$$Q = \overline{(CE + \overline{A}\overline{B}\overline{D} + \overline{A}\overline{D}\overline{E} + \overline{B}CD + BEF)}$$


$$Q = (\overline{C} + \overline{E})(A + B + D)(A + D + E)(B + \overline{C} + \overline{D})(\overline{B} + \overline{E} + \overline{F})$$

(2.3)

For this choice of x values, the functions are identical - they have the same truth table if evaluated. However, there can be configurations such that the same x is utilized differently for SOP and POS representations, resulting in different functions representing the same specification truth table.

Problem 3

(3.1)




(3.2)

```
1 module pattern_detector (
    input wire in,
    input wire clk,
    output wire out);
    reg [2:0] state = 0;
    localparam M0 = 0;
    localparam M1 = 1;
    localparam M2 = 2;
9
    localparam M3 = 3;
10
    localparam M4 = 4;
11
    localparam M5 = 5;
12
13
```

```
assign out = (state == M5) ? 1'b1 : 1'b0;
14
15
    always @ (posedge clk)
16
    begin
17
18
    case (state)
19
    M0:
20
    begin
21
      if(in == 1) state <= M1;</pre>
22
      else if(in == 0) state <= M0;</pre>
23
    end
24
25
    M1:
26
    begin
27
     if(in == 1) state <= M1;</pre>
     else if(in == 0) state <= M2;</pre>
29
    end
30
31
    M2:
32
    begin
33
     if(in == 1) state <= M1;</pre>
     else if(in == 0) state <= M3;</pre>
35
36
    end
37
38
    м3:
    begin
39
     if(in == 1) state <= M4;</pre>
40
     else if(in == 0) state <= M0;</pre>
41
42
    end
43
    M4:
44
    begin
^{45}
     if(in == 1) state <= M1;</pre>
46
     else if(in == 0) state <= M5;</pre>
47
    end
48
50
    M5:
    begin
      if(in == 1) state <= M1;</pre>
52
      else if(in == 0) state <= M0;</pre>
53
54
    end
    endcase
    end
57 endmodule
```


(3.3)



```
1 module pattern_detector (
    input wire in,
    input wire clk,
    output wire out);
    reg [2:0] state = 0;
    localparam M0 = 0;
    localparam M1 = 1;
8
    localparam M2 = 2;
    localparam M3 = 3;
10
    localparam M4 = 4;
11
    localparam M5 = 5;
12
13
```

```
assign out = (state == M5) ? 1'b1 : 1'b0;
14
15
    always @ (posedge clk)
16
    begin
17
18
    case (state)
19
    M0:
20
    begin
21
      if(in == 1) state <= M1;</pre>
22
      else if(in == 0) state <= M0;</pre>
23
    end
24
25
    M1:
26
    begin
27
     if(in == 1) state <= M1;</pre>
     else if(in == 0) state <= M2;</pre>
29
    end
30
31
    M2:
32
    begin
33
     if(in == 1) state <= M1;</pre>
     else if(in == 0) state <= M3;</pre>
35
36
    end
37
38
    м3:
    begin
39
     if(in == 1) state <= M4;</pre>
40
     else if(in == 0) state <= M0;</pre>
41
42
    end
43
    M4:
44
    begin
^{45}
     if(in == 1) state <= M1;</pre>
46
     else if(in == 0) state <= M5;</pre>
47
    end
48
50
    M5:
    begin
      if(in == 1) state <= M1;</pre>
52
      else if(in == 0) state <= M3;</pre>
53
54
    end
    endcase
    end
57 endmodule
```

(3.4)



(3.5)

```
1 module pattern_detector (
    input wire in,
    input wire clk,
    output reg out);
    reg [2:0] state = 0;
    localparam M0 = 0;
    localparam M1 = 1;
    localparam M2 = 2;
    localparam M3 = 3;
10
    localparam M4 = 4;
11
12
13
    always @ (posedge clk)
14
```

```
begin
15
   case(state)
17
    M0:
18
    begin
19
    out <= 1'b0;
20
     if(in == 1) state <= M1;</pre>
21
     else if(in == 0) state <= M0;</pre>
22
    end
23
24
   M1:
25
    begin
26
     out <= 1'b0;
27
     if(in == 1) state <= M1;</pre>
28
     else if(in == 0) state <= M2;</pre>
   end
30
31
    M2:
32
    begin
     out <= 1'b0;
34
      if(in == 1) state <= M1;</pre>
     else if(in == 0) state <= M3;</pre>
36
37
    end
38
    M3:
    begin
40
41
     out <= 1'b0;
     if(in == 1) state <= M4;</pre>
     else if(in == 0) state <= M0;</pre>
43
    end
44
45
    M4:
46
    begin
47
     if(in == 1) state <= M1;</pre>
     else if(in == 0)
49
     begin
51
         state <= M2;
        out <= 1'b1;
     end
53
54
   end
   endcase
55
    end
57 endmodule
```