
EECS 151/251A Homework 8


Due 11:59pm Monday, November 8th, 2021

1 Adder

In this problem we will look at designing a circuit that adds together seven 1-bit binary numbers $A_{6:0}$ into one 3-bit output $S_{2:0}$ (whose value ranges from 0 to 7).

a Shown below is a simple implementation of this circuit that uses only half adders (HA), and XOR gates. Assuming that the sum and carry delays of the half adders are equal to each other and to the delay of the XORs (all of them equals t_{gate}), How many gate delays are there on the critical path of this circuit?





b A better implementation for this circuit is shown above. Under the same assumptions as part (a) and assume the delay for carry and sum output of full adder (FA) are also t_{gate} . How many gate delays are on the critical path of this circuit.


The critical path delay = gate delays (t_{gate}) .

c (251 only)	Still using only	full adders, ha	alf adders,	and XORs,	draw an i	implementat	ion for
this circuit that	has the minimum	ım critical path	. Write the	e number of	each block	ks you used i	n your
design and the	critical path del	ay in the blanks	s below. A	gain, assume	all block	s have same	delay.

Write numbers of each gate you used:
× Full Adders
× Half Adders
× XOR Gates
The critical path delay = $above gate delays (t_{gate}).$

2 Carry Select Adder

a Consider the design of a 36-bit carry select adder (The pictures shown below is an example of 16-bit). Assume uniform block size (each block has same input bit width), what block sizes would you use to result in the minimum worst case delay? Assume that $\tau_{setup} = \tau_{carray} = \tau_{mux} = \tau_{sum} = \tau_{u}$ What's the total delay of the critical path? Write your answer in terms of τ_{u}




The critical path delay= τ_u .

b (251 only) Consider the design of a 36-bit carry select adder. But it allows to use variable size of blocks, the input width for each block can be any integer larger than 2. Try to minimize the worst case delay of the critical path. Assume that $\tau_{setup} = \tau_{carray} = \tau_{mux} = \tau_{sum} = \tau_u$.

Size the blocks in your design from LSB to MSB, write your answer in the blank below, separated by , . For example 4, 4, 4, 4, 4, 4, 4, 4 And what's the total delay of the critical path in your design? Write your answer in terms of τ_u

3 Booth Recording



01101 (A)

×01010 (B)


It's translated(encoded) to several actions, select the correct actions

- A) Add 0, Sub A, Add A
- B) Sub 2A, Sub A, Add A
- C) Sub A, Sub A, Add A, Add A
- D) Add 0, Add A, Add A
- E) None of the above

b What's the result of multiplication?: (in a 10-bit binary)


4 Multiplication

a Following is the multiplier structure in the lecture slides (4x4, diagram shown below), compute the critical path for a 5 x 5 multiplier. Assume FA and HA have $t_{HA,carry} = t_{FA,carry} = t_{HA,sum} = t_{FA,sum} = t_{FA}$. Write your answer in terms of t_{FA} and t_{and} .



The critical path delay = $\times t_{FA} + \times t_{and}$


b Now consider the array multiplier using carry-save addition, for a 5 x 5 carry-save multiplier and compute the critical path. The figure below shows a 4x4 example from lecture slides. Again, assume FA have $t_{FA,carry} = t_{FA,sum} = t_{FA}$ and the final stage adder takes t_{add} .




The critical path delay = $\times t_{add} + \times t_{and} + \times t_{FA}$

5 Signed multiplier

Refer to the diagrams below. For each of the multiplier below. Count how many FA and HA are needed.



2's Complement Multiplication (Baugh-Wooley)



a A 4-bit x 4-bit unsigned multiplier using carry-save addition.
Write the numbers of each block needed:
× Full Adders
\times Half Adders
b A 4-bit x 4-bit signed combinational multiplier
Write the numbers of each block needed:
× Full Adders
\times Half Adders
c) A 4-bit x 4-bit signed 2's complement (Baugh-Wooley) multiplier
Write the numbers of each block needed:
× Full Adders
× Half Adders