EECS151: Introduction to Digital Design and ICs

Lecture 19 - Multipliers, Shifters

Bora Nikolić

Space Jam: Efforts Launched to Corral Orbital Junk

October 28, 2021, ETlimes - The quickening poce of satellite lounches into low-earth orbit for applications such as global internet coverage is creating a growing space congestion and debris problem. Satellite operators are now required to include additional propellent to de-orbit satellites once their lifetime expires.









Berkeley @000

Berkeley @000

Berkeley ©000

Review

Adders

- Carry is in the adder critical path
- Mirror adders cells are commonly found in libraries
- Ripple-carry adder is the least complex, lowest energy
- ullet Carry-bypass, carry-select are usually faster than ripple-carry for bitwidths > 8

Multipliers

• Shift-and-add is the most compact



Administrivia

- Homework 7 due this week
- Homework 8 due next week
 - In scope for midterm
- All labs need to be checked off by this week!
- Projects (ASIC and FPGA) started, first check point this week
- Midterm 2 is on November 4 at 7pm
 - Review session tonight at 7pm





Multipliers

Berkeley @000

"Shift and Add" Multiplier

Signed Multiplication:

Remember for 2's complement numbers MSB has negative weight:

$$X = \sum_{i=0}^{N-2} x_i 2^i - x_{n-1} 2^{n-1}$$

ex:
$$-6 = 11010_2 = 0 \cdot 2^0 + 1 \cdot 2^1 + 0 \cdot 2^2 + 1 \cdot 2^3 - 1 \cdot 2^4$$

= 0 + 2 + 0 + 8 - 16 = -6

- Therefore for multiplication:
 - a) subtract final partial product
- b) sign-extend partial products Modifications to shift & add circuit:
 - a) adder/subtractor
 - b) sign-extender on P shifter register

EECS151 L19 MULTIPLIERS

Convince yourself

• What's -3 x 5?

EECS151 L19 MULTIPLIERS

EECS151 L19 MULTIPLIERS

1101 x 0101







Berkeley @000



Unsigned Parallel Multiplier

Parallel (Array) Multiplier Partial products, one for each bit in multiplier (each bit needs just one AND gate) a3b0 a2b0 a1b0 a0b0 a3b1 b2a1 a1b1 a0b1 a3b2 a2b2 a1b2 a0b2 FA FA FA НА Performance: What is the critical path?

EECS151 L19 MULTIPLIERS

Berkeley @000

Parallel (Array) Multiplier Single cycle multiply: Generates all n partial products simultaneously. Each row: n-bit adder with AND gates sum in -a1 FA carry а3


What is the critical path?

Carry-Save Addition


- Speeding up multiplication is a matter of speeding up the summing of the partial products.
- Example: sum three numbers, $3_{10} = 0011, 2_{10} = 0010, 3_{10} = 0011$
- "Carry-save" addition can help.
- Carry-save addition passes (saves) the carries to the output, rather than propagating them.
- 310 0011 + 2₁₀ <u>00</u>10 $c \overline{0100} = 4_{10}$ carry-save add $s 0001 = 1_{10}$
- carry-save add + 3₁₀ 0011 $c \overline{0010} = 2_{10}$ $0110 = 6_{10}$ carry-propagate add $\overline{1000} = 8_{10}$
- In general, carry-save addition takes in 3 numbers and produces 2: "3:2 compressor":
- Whereas, carry-propagate takes 2 and produces 1.
- With this technique, we can avoid carry propagation until final addition

Berkeley @000

Carry-Save Circuits




- When adding sets of numbers, carry-save can be used on all but the final sum.
- Standard adder (carry propagate) is used for final sum.
- Carry-save is fast (no carry propagation) and inexpensive (full adders)



Berkeley @000

Berkeley @000

Array Multiplier Using Carry-Save Addition




Carry-Save Addition

EECS151 L19 MULTIPLIERS

CSA is associative and commutative. For example:

$$(((X_0 + X_1) + X_2) + X_3) = ((X_0 + X_1) + (X_2 + X_3))$$



- A balanced tree can be used to reduce the logic delay
- · It doesn't matter where you add the carries and sums, as long as you eventually do add them
- This structure is the basis of the

Wallace Tree Multiplier


- Partial products are summed with the CSA tree. Fast adder (ex: CLA) is used for final sum
- Multiplier delay $\alpha \log_{3/2} N + \log_2 N$

Berkeley @000

EECS151 L19 MULTIPLIERS

Wallace-Tree Multiplier

Partial products



First stage

4 3 0 Bit position (b)



3


Final adder



(d)

14 Berkeley @000

Wallace-Tree Multiplier




Note: Wallace tree is often slower than an array multiplier in FPGAs (which have optimized carry chains)

Increasing Throughput: Pipelining

- ullet Multipliers have a long critical path: PP generation ightarrow reduction tree ightarrow final adder
 - Often pipelined before final adder (2x flip-flops for carry-save)

• Reduce the partial products in logic stages – 4 x 4 example



15 Berkeley @000

EECS151 L19 MULTIPLIERS

Berkeley @090



Booth Recoding



$$a_1b_0+a_0b_1$$
 $a_0b_0 \leftarrow Product$

How many non-zero partial products (out of N)?

- N, if B = 000...0
- 0, if B = 111...1
- N/2 on the average

Berkeley @000

Berkeley @000

Nikolić Fall 2021




Booth Recoding: Main Idea

- Encode ...0111100... patterns:
 - 1111 = $2^3 + 2^2 + 2^1 + 2^0 = 2^4 2^0$
 - Only two non-zero numbers, but needs to represent +1 and -1
- Encoding method:
 - $^{\bullet}$ Encode pairs of bits, by looking at a window of three bits, from LSB
 - 000 is a middle of string of 0's
 - 001, 011 are the beginnings of a string of 1's
 - 010 is an isolated 1
 - 100, 110 are ends of a string of 1's
 - 101 is the end of one string of 1's and the beginning of the next
 - 111 is the middle of a string of 1's
 - Worst case: ...010101... exactly a half of non-zero partial products

51 L19 MULTIPLIERS Nikelić Foll 2021

Booth Recoding: Higher-radix multiplier

Idea: If we could use, say, 2 bits of the multiplier in generating each partial product we would halve the number of columns and speed it up!



Booth recoding

(On-the-fly canonical signed digit encoding!)
ent bit pair
from previous bit pair

current bit pair

4 7						
B_{K+1}	B_K	B_{K-1}	action		D *A	-0*4 . 0
0	0	0	add 0		ь _{К+1,К} "А	$= 0*A \rightarrow 0$ $= 1*A \rightarrow A$
0	0	1	add A			$= 2*A \rightarrow 2$
0	1	0	add A			$= 3*A \rightarrow 4$
0	1	1	add 2*A			
1	0	0	sub 2*A			
1	0	1	sub A	←	-2*A+A	
1	1	0	sub A			
1	1	1	add 0	←		

Example

• Compression tree needs to support subtraction

	0111		A
x	1010		В
-	01110	10(0)	-2A
-00	111	101	-A
+011	.1	001	+A
010	00110		



A Walther WSR160 arithmometer (from Wikipedia)

Nikolić Fall 2021





Booth Recoding Notes

- Key advantage: Reduces the number of partial products
 - \bullet Compression tree depth becomes $\log_{3/2}[N/2]$
 - Partial product generation is slightly more complex than a NAND2
- Useful for larger multipliers
 - And some very creative solutions for repeated multiplications (FIR filters, etc)



Signed Multipliers







You can use the "*" operator to multiply two numbers:

wire [9:0] a,b; wire [19:0] result = a*b; // unsigned multiplication!

If you want Verilog to treat your operands as signed two's complement numbers, add the keyword signed to your wire or reg declaration:

wire signed [9:0] a,b;
wire signed [19:0] result = a*b; // signed multiplication!

Remember: unlike addition and subtraction, you need different circuitry if your multiplication operands are signed vs. unsigned. Same is true of the >>> (arithmetic right shift) operator. To get signed operations all operands must be signed.

wire signed [9:0] a;
wire [9:0] b;
wire signed [19:0] result = a*\$signed(b);

To make a sianed constant: 10'sh37C

Nikolić Fall 2021


29 Berkeley 2000

Multiplication with a Constant

Multiplication by a Constant

- If the constant C in C*X is a power of 2, then the multiplication is simply a shift of X.
- Ex: 4*X

EECS151 L19 MULTIPLIERS



- What about division?
- What about multiplication by non- powers of 2?

Constant Multiplication

- Our multiplier circuits so far has assumed both the multiplicand (A) and the multiplier (B) can vary at runtime.
- What if one of the two is a constant?

$$Y = C * X$$

• "Constant Coefficient" multiplication comes up often in signal processing. Ex:

$$y_i = \alpha y_{i-1} + x_i$$

EECS151 L19 MULTIPLIERS



where $\,\alpha$ is an application-dependent constant that is hard-wired into the circuit.


 How do we build and array style (combinational) multiplier that takes advantage of a constant operand? Berkeley ©000

Multiplication by a Constant

- In general, a combination of fixed shifts and addition:
 - Ex: $6*X = 0110*X = (2^2 + 2^1)*X = 2^2 X + 2^1 X$




Details:



Berkeley @000

Multiplication by a Constant

• Another example: $C = 23_{10} = 010111$



- In general, the number of additions equals one less than the number of 1's in the
- Using carry-save adders (for all but one of these) helps reduce the delay and cost, and using trees helps with delay, but the number of adders is still the number of 1's in C minus 2.
- Is there a way to further reduce the number of adders (and thus the cost and delay)?



Multiplication using Subtraction


- Subtraction is the same cost and delay as addition.
- Consider C*X where C is the constant value $15_{10} = 01111$. C*X requires 3 additions.
- We can "recode" 15

from 01111 =
$$(2^3 + 2^2 + 2^1 + 2^0)$$

to 10001 = $(2^4 - \overline{2}^0)$

where $\overline{1}$ means negative weight.

- Therefore, 15*X can be implemented with only one subtractor.
 - Remember Booth encoding



Nikolić Fall 2021

35 Berkeley @000

Canonic Signed Digit Representation

- CSD represents numbers using $1, \overline{1}, \& 0$ with the least possible number of non-zero digits.
 - Strings of 2 or more non-zero digits are replaced with a 1000...1.
 - Leads to a unique representation.
- To form CSD representation might take 2 passes:
 - First pass: replace all occurrences of 2 or more 1's:

01..10 by 10..T0

• Second pass: same as above, plus replace $01\overline{10}$ with 0010 and $0\overline{1}10$ with $00\overline{1}0$

0010111 = 23 • Examples: 011101 = 29 $100\overline{1}01 = 32 - 4 + 1$

0011001 1011010 $010\overline{1}00\overline{1} = 32 - 8 - 1$ $100\overline{1}0\overline{1}0 = 64 - 8 - 2$

Can we further simplify the multiplier circuits?


EECS151 L19 MULTIPLIERS

EECS151 L19 MULTIPLIERS




(K) Constant Coefficient Multiplication (KCM)


Binary multiplier: $Y = 231*X = (2^7 + 2^6 + 2^5 + 2^2 + 2^1 + 2^0)*X$



- CSD helps, but the multipliers are limited to shifts followed by adds. CSD multiplier: $Y = 231*X = (2^8 - 2^5 + 2^3 - 2^0)*X$



- How about shift/add/shift/add ...?
 - KCM multiplier: $Y = 231*X = 7*33*X = (2^3 2^0)*(2^5 + 2^0)*X$



- No simple algorithm exists to determine the optimal KCM representation
- Most use exhaustive search method.

EECS151 L19 MULTIPLIERS


http://www.andraka.com/multipli.php



Shifters and Rotators




Fixed Shifters / Rotators Defined



Variable Shifters / Rotators


- Example: X >> S, where S is unknown at design time.
- Uses: Shift instruction in processors, floating-point arithmetic, division/multiplication by powers of 2, etc.
- One way to build this is a simple shift-register:
- a) Load word, b) shift enable for S cycles, c) read word.



- Worst case delay O(N), not good for processor design.
- Can we do it in O(logN) time and fit it in one cycle?

EECS151 L19 MULTIPLIERS

Berkeley @000



*Requires careful (custom) circuit design: • High fanout on input signals $x_0...x_7$ • Large multiplexers are slow

