



## EECS151 : Introduction to Digital Design and ICs

## Lecture 19 – Multipliers, Shifters


Bora Nikolić



## Space Jam: Efforts Launched to Corral Orbital Junk

October 28, 2021, EETimes - The quickening pace of satellite launches into low-earth orbit for applications such as global internet coverage is creating a growing space congestion and debris problem. Satellite operators are now required to include additional propellant to de-orbit satellites once their lifetime expires.

Still, decades-worth of upper stages used to push payloads to intended orbits continue to coast through the solar system. In one recent example, the expended third stage of the Apollo Saturn V—most likely from Apollo 12 launched in October 1969—showed up near Earth in its endless heliocentric orbit.



EECS151 L19 MULTIPLIERS

Nikolić Fall 2021



## Review

## • Adders

- Carry is in the adder critical path
- Mirror adders cells are commonly found in libraries
- Ripple-carry adder is the least complex, lowest energy
- Carry-bypass, carry-select are usually faster than ripple-carry for bitwidths > 8

## • Multipliers

- Shift-and-add is the most compact

Nikolić Fall 2021



## Administrivia

- Homework 7 due this week
- Homework 8 due next week
  - In scope for midterm
- All labs need to be checked off by this week!
- Projects (ASIC and FPGA) started, first check point this week
- Midterm 2 is on November 4 at 7pm
  - Review session tonight at 7pm



## Multipliers

EECS151 L19 MULTIPLIERS

Nikolić Fall 2021



EECS151 L19 MULTIPLIERS

Nikolić Fall 2021



## “Shift and Add” Multiplier

## Signed Multiplication:

Remember for 2's complement numbers MSB has negative weight:

$$X = \sum_{i=0}^{N-2} x_i 2^i - x_{N-1} 2^{N-1}$$

$$\text{ex: } -6 = 11010_2 = 0 \cdot 2^0 + 1 \cdot 2^1 + 0 \cdot 2^2 + 1 \cdot 2^3 - 1 \cdot 2^4 \\ = 0 + 2 + 0 + 8 - 16 = -6$$

- Therefore for multiplication:
  - a) subtract final partial product
  - b) sign-extend partial products
- Modifications to shift & add circuit:
  - a) adder/subtractor
  - b) sign-extender on P shifter register

## Convince yourself

- What's  $-3 \times 5$ ?

$$\begin{array}{r} 1101 \\ \times 0101 \\ \hline \end{array}$$

EECS151 L19 MULTIPLIERS

Nikolić Fall 2021




EECS151 L19 MULTIPLIERS


Page



## Parallel (Array) Multiplier



- Performance: What is the critical path?



EECS151 L19 MULTIPLIERS

Nikolić Fall 2021




EECS151 L19 MULTIPLIERS

Nikolić Fall 2021



## Parallel (Array) Multiplier

Single cycle multiply: Generates all  $n$  partial products simultaneously.



EECS151 L19 MULTIPLIERS

Nikolić Fall 2021



## Carry-Save Addition

- Speeding up multiplication is a matter of speeding up the summing of the partial products.
- "Carry-save" addition can help.
- Carry-save addition passes (saves) the carries to the output, rather than propagating them.

Example: sum three numbers,  
 $3_{10} = 0011$ ,  $2_{10} = 0010$ ,  $3_{10} = 0011$

$$\begin{array}{r} 3_{10} \ 0011 \\ + 2_{10} \ 0010 \\ \hline c \ 0100 = 4_{10} \\ s \ 0001 = 1_{10} \end{array} \quad \left. \begin{array}{l} \text{carry-save add} \\ \text{carry-propagate add} \end{array} \right\} \text{carry-save add}$$

$$\begin{array}{r} 3_{10} \ 0011 \\ + 3_{10} \ 0011 \\ \hline c \ 0010 = 2_{10} \\ s \ 0110 = 6_{10} \\ \hline 1000 = 8_{10} \end{array}$$


- In general, carry-save addition takes in 3 numbers and produces 2: "3:2 compressor".
- Whereas, carry-propagate takes 2 and produces 1.
- With this technique, we can avoid carry propagation until final addition

EECS151 L19 MULTIPLIERS

Nikolić Fall 2021



## Carry-Save Circuits




- When adding sets of numbers, carry-save can be used on all but the final sum.
- Standard adder (carry propagate) is used for final sum.
- Carry-save is fast (no carry propagation) and inexpensive (full adders)

EECS151 L19 MULTIPLIERS

Nikolić Fall 2021



## Array Multiplier Using Carry-Save Addition



EECS151 L19 MULTIPLIERS


Nikolić Fall 2021



## Carry-Save Addition

CSA is associative and commutative. For example:

$$(((X_0 + X_1) + X_2) + X_3) = ((X_0 + X_1) + (X_2 + X_3))$$



- A balanced tree can be used to reduce the logic delay
- It doesn't matter where you add the carries and sums, as long as you eventually do add them
- This structure is the basis of the **Wallace Tree Multiplier**
- Partial products are summed with the CSA tree. Fast adder (ex: CLA) is used for final sum
- Multiplier delay  $\propto \log_{3/2} N + \log_2 N$


EECS151 L19 MULTIPLIERS

Nikolić Fall 2021



## Wallace-Tree Multiplier

- Reduce the partial products in logic stages – 4 x 4 example




EECS151 L19 MULTIPLIERS

Nikolić Fall 2021



## Wallace-Tree Multiplier



Note: Wallace tree is often slower than an array multiplier in FPGAs (which have optimized carry chains)


EECS151 L19 MULTIPLIERS

Nikolić Fall 2021



## Increasing Throughput: Pipelining

- Multipliers have a long critical path: PP generation  $\rightarrow$  reduction tree  $\rightarrow$  final adder
- Often pipelined before final adder (2x flip-flops for carry-save)



EECS151 L19 MULTIPLIERS

Nikolić Fall 2021





## Booth Recoding

### Booth Recoding: Motivation

$$\begin{array}{r}
 \begin{array}{ccccccc}
 a_{N-1} & \dots & a_2 & a_1 & a_0 & \leftarrow \text{Multiplicand} \\
 \times & \begin{array}{ccccccc}
 b_{N-1} & \dots & b_2 & b_1 & b_0 & \leftarrow \text{Multiplier}
 \end{array}
 \end{array} \\
 \hline
 \begin{array}{ccccccc}
 a_{N-1}b_0 & \dots & a_2b_0 & a_1b_0 & a_0b_0 \\
 a_{N-1}b_1 & \dots & a_2b_1 & a_1b_1 & a_0b_1 \\
 a_{N-1}b_2 & \dots & a_2b_2 & a_1b_2 & a_0b_2 \\
 \vdots & & \vdots & \vdots & \vdots \\
 a_{N-1}b_3 & \dots & a_2b_3 & a_1b_3 & a_0b_3
 \end{array}
 \end{array}
 \left. \vphantom{\begin{array}{c} a_{N-1}b_0 \\ a_{N-1}b_1 \\ a_{N-1}b_2 \\ \vdots \\ a_{N-1}b_3 \end{array}} \right\} N \text{ partial products } (x \{0, 1\})$$

$$\dots \quad a_1b_0 + a_0b_1 \quad a_0b_0 \leftarrow \text{Product}$$

How many non-zero partial products (out of N)?


- N, if B = 000...0
- 0, if B = 111...1
- N/2 on the average

### Booth Recoding: Main Idea

- Encode ...0111100... patterns:
  - $1111 = 2^3 + 2^2 + 2^1 + 2^0 = 2^4 - 2^0$
  - Only two non-zero numbers, but needs to represent +1 and -1
- Encoding method:
  - Encode pairs of bits, by looking at a window of three bits, from LSB
    - 000 is a middle of string of 0's
    - 001, 011 are the beginnings of a string of 1's
    - 010 is an isolated 1
    - 100, 110 are ends of a string of 1's
    - 101 is the end of one string of 1's and the beginning of the next
    - 111 is the middle of a string of 1's
  - Worst case: ...010101... - exactly a half of non-zero partial products

### Booth Recoding: Higher-radix multiplier

Idea: If we could use, say, 2 bits of the multiplier in generating each partial product we would **halve the number of columns and speed it up!**



### Booth recoding

(On-the-fly canonical signed digit encoding!)

current bit pair	$B_{K+1}$	$B_K$	$B_{K-1}$	action
	0	0	0	add 0
	0	0	1	add A
	0	1	0	add A
	0	1	1	add $2^*A$
	1	0	0	sub $2^*A$
	1	0	1	sub A $\leftarrow -2^*A + A$
	1	1	0	sub A
	1	1	1	add 0 $\leftarrow$

$$\begin{aligned}
 B_{K+1,K}^*A &= 0^*A \rightarrow 0 \\
 &= 1^*A \rightarrow A \\
 &= 2^*A \rightarrow 2A \\
 &= 3^*A \rightarrow 4A - A
 \end{aligned}$$

### Example

- Compression tree needs to support subtraction

$$\begin{array}{r}
 \begin{array}{cc}
 & 0111 \\
 \times & 1010 \\
 \hline
 & -01110 \\
 & -00111 \\
 + & 0111 \\
 \hline
 01000110
 \end{array}
 \end{array}$$

	A
	B
10 (0)	-2A
101	-A
001	+A



A Walther WSR160 arithmometer (from Wikipedia)

### Booth Recoding Notes

- Key advantage: Reduces the number of partial products
  - Compression tree depth becomes  $\log_{3/2}[N/2]$
  - Partial product generation is slightly more complex than a NAND2
- Useful for larger multipliers
  - And some very creative solutions for repeated multiplications (FIR filters, etc)



### Signed Multipliers

	X3	X2	X1	X0
*	Y3	Y2	Y1	Y0




1 There are tricks we can use to eliminate the extra circuitry we added...


- What about multiplication by non- powers of 2?

## Multiplication by a Constant

- In general, a combination of fixed shifts and addition:
  - Ex:  $6 \cdot X = 0110 \cdot X = (2^2 + 2^1) \cdot X = 2^2 X + 2^1 X$




- Details:



## Multiplication by a Constant

- Another example:  $C = 23_{10} = 010111$



- In general, the number of additions equals one less than the number of 1's in the constant.
- Using carry-save adders (for all but one of these) helps reduce the delay and cost, and using trees helps with delay, but the number of adders is still the number of 1's in C minus 2.
- Is there a way to further reduce the number of adders (and thus the cost and delay)?


## Multiplication using Subtraction

- Subtraction is the same cost and delay as addition.
- Consider  $C \cdot X$  where C is the constant value  $15_{10} = 01111$ .
  - $C \cdot X$  requires 3 additions.
  - We can "recode" 15

$$\begin{aligned} \text{from } 01111 &= (2^3 + 2^2 + 2^1 + 2^0) \\ \text{to } 10001 &= (2^4 - 2^0) \end{aligned}$$

where  $\bar{1}$  means negative weight.

- Therefore,  $15 \cdot X$  can be implemented with only one subtractor.
- Remember Booth encoding




## Canonic Signed Digit Representation

- CSD represents numbers using 1,  $\bar{1}$ , & 0 with the least possible number of non-zero digits.
  - Strings of 2 or more non-zero digits are replaced with a  $1000\bar{1}$ .
  - Leads to a unique representation.
- To form CSD representation might take 2 passes:
  - First pass: replace all occurrences of 2 or more 1's:
    - $01..10$  by  $10..\bar{1}0$
  - Second pass: same as above, plus replace  $01\bar{1}0$  with  $0010$  and  $0\bar{1}10$  with  $00\bar{1}0$
- Examples:
 


$011011 = 29$	$0010111 = 23$	$0110110 = 54$
$100\bar{1}01 = 32 - 4 + 1$	$001100\bar{1} = 10$	$10\bar{1}10\bar{1}0 = 54 - 16 + 2 = 40$
	$010\bar{1}00\bar{1} = 32 - 8 - 1 = 23$	$100\bar{1}0\bar{1}0 = 64 - 8 - 2 = 54$
- Can we further simplify the multiplier circuits?

## (K) Constant Coefficient Multiplication (KCM)

Binary multiplier:  $Y = 231 \cdot X = (2^7 + 2^6 + 2^5 + 2^2 + 2^1 + 2^0) \cdot X$




- CSD helps, but the multipliers are limited to shifts followed by adds.
- CSD multiplier:  $Y = 231 \cdot X = (2^8 - 2^5 + 2^3 - 2^0) \cdot X$



- How about shift/add/shift/add ...?

KCM multiplier:  $Y = 231 \cdot X = 7 \cdot 33 \cdot X = (2^3 - 2^0) \cdot (2^5 + 2^0) \cdot X$




- No simple algorithm exists to determine the optimal KCM representation.
- Most use exhaustive search method.

<https://www.andraka.com/multipli.php>




## Shifters and Rotators

### Fixed Shifters / Rotators Defined



### Variable Shifters / Rotators

- Example:  $X \gg S$ , where S is unknown at design time.
- Uses: Shift instruction in processors, floating-point arithmetic, division/multiplication by powers of 2, etc.
- One way to build this is a simple shift-register:
  - Load word,
  - shift enable for S cycles,
  - read word.




- Worst case delay  $O(N)$ , not good for processor design.
- Can we do it in  $O(\log N)$  time and fit it in one cycle?



## Log Shifter / Rotator

- Log(N) stages, each shifts (or not) by a power of 2 places,  $S=[s_2;s_1;s_0]$ :




EECS151 L19 MULTIPLIERS

Nikolić Fall 2021




## LUT Mapping of Log shifter



Efficient with 2-to-1 multiplexers, for instance, 3LUTs.

Virtex6 has 6LUTs. Naturally makes 4-to-1 muxes:

Reorganize shifter to use 4to1 muxes.



Final stage uses F7 mux




EECS151 L19 MULTIPLIERS

Nikolić Fall 2021



## "Improved" Shifter / Rotator



- Requires careful (custom) circuit design:

- High fanout on input signals  $x_0 \dots x_7$
- Large multiplexers are slow


EECS151 L19 MULTIPLIERS

Nikolić Fall 2021



## Barrel Shifter

- Cost/delay?
  - (don't forget the decoder)



EECS151 L19 MULTIPLIERS

Nikolić Fall 2021



## Crossbar Switch

- $N \log(N)$  control signals.
- Supports all interesting permutations
  - All one-to-one and one-to-many connections.
- Processors to memory/peripherals
- Communication hardware (switches, routers).



Western Electric 100-point six-wire Type B crossbar switch (Wikipedia)

EECS151 L19 MULTIPLIERS

Nikolić Fall 2021



## Review

- Binary multipliers have three blocks:
  - Partial-product generation (NAND or Booth)
  - Partial-product compression (ripple-carry array, CSA or Wallace)
  - Final adder
- Multipliers are often pipelined
- Constant multipliers can be optimized for size/speed
- Shifters and crossbars are common building blocks in digital systems
  - Often require customization

EECS151 L19 MULTIPLIERS

Nikolić Fall 2021

