

How Do We Optimize the Delay?

• How fast can a pipelined processor run?

• What is the fastest adder?


• What is the fastest adder?

EECS151 L15 LOGICAL EFFORT

Nikolic Fall 2021

• Berkeley

### Inverter RC Delay



- $t_p = R_{eq}(C_p + C_L) = Req(Cin/\gamma + C_L)$ 
  - $\gamma = 1$  (closer to 1.2 in recent processes)
- $t_p = R_{eq}C_{in}(1+C_L/C_{in}) = \tau_{INV}(1+f)$  Propagation delay is proportional to fanout
- Normalized Delay = 1 + f

Fanout =  $f = C_1/C_{in}$ 

$$t_p = \tau_{INV}(1+f)$$

5 Berkeley @00

EECS151 L15 LOGICAL EFFORT


## Generalizing to Arbitrary Gates

- Delay has two components: d = f + p
- f: effort delay = gh (a.k.a. stage effort)
  - Again has two components
- g: logical effort
  - Measures relative ability of gate to deliver current
  - g = 1 for inverter
- h: electrical effort =  $C_{out} / C_{in}$ 
  - Ratio of output to input capacitance
  - Sometimes called fanout
- p: parasitic delay
  - Represents delay of gate driving no load
  - Set by internal parasitic capacitance

EECS151 L15 LOGICAL EFFORT


Nikolić Fall 2021


Berkeley @08





- Parasitic p is the ratio of intrinsic capacitance to an inverter
  - p(inverter) =
- Logical Effort g is the ratio of input capacitance to an inverter
  - g(inverter) =
- Electrical Effort h is the ratio of the load capacitance to the input capacitance
  - h(inverter) =
- Delay = p + f = p + g \* h = 1 + f


Berkeley @@®












### Example: FO4 Inverter

• Estimate the delay of a fanout-of-4 (FO4) inverter



Logical Effort: g =

Electrical Effort: h =

Parasitic Delay: p =

Stage Delay: d =


EECS151 L15 LOGICAL EFFORT

Nikolić Fall 2021 13 Berkeley @ 1990

13

### Example: FO4 Inverter

• Estimate the delay of a fanout-of-4 (FO4) inverter



Logical Effort: g = 1

Electrical Effort: h = 4

Parasitic Delay: p = 1

Stage Delay: d = 5


Fanout-of-4 is commonly used to normalize the delay across technologies

EECS151 L15 LOGICAL EFFORT

Nikolić Fall 2021 14 Berkeley @@@@

### Multi-stage Logic Networks

- Logical effort generalizes to multistage networks
- $G = \prod g_i$ • Path Logical Effort
- Path Electrical Effort  $H = \frac{C_{\text{out-path}}}{C_{\text{in-path}}}$
- $F = \prod f_i = \prod g_i h_i$ • Path Effort



EECS151 L15 LOGICAL EFFORT

15 Berkeley @06

15

## **Branching Effect**

$$b = \frac{C_{\text{on path}} + C_{\text{off path}}}{C_{\text{on path}}} \qquad B = \prod b_i$$

$$G = 1$$

$$H = 90 / 5 = 18$$

$$GH = 18$$

$$h_1 = (15 + 15) / 5 = 6$$

$$h_2 = 90 / 15 = 6$$

$$B = 2$$

$$F = g_1 g_2 h_1 h_2 = 36 = BGH$$

EECS151 L15 LOGICAL EFFORT

16 Berkeley @090

# **Designing Fast Circuits**

$$D = \sum d_i = D_F + P$$

• Delay is smallest when each stage bears same effort

$$\hat{f} = g_i h_i = F^{\frac{1}{N}}$$

• Thus minimum delay of N stage path is

$$D = NF^{\frac{1}{N}} + P$$

- This is a key result of logical effort
  - Find fastest possible delay
  - Doesn't require calculating gate sizes

EECS151 L15 LOGICAL EFFORT

Nikolić Fall 202




17

# **Example: Best Number of Stages**

- How many stages should a path use?
  - Minimizing number of stages is not always fastest
- Example: drive 64-bit datapath with unit inverter

$$D = NF^{1/N} + P$$
$$= N(64)^{1/N} + N$$



EECS151 L15 LOGICAL EFFORT

Nikolić Fall 2021

18 Berkeley © S

### **Example: Best Number of Stages**

- How many stages should a path use?
  - Minimizing number of stages is not always fastest
- Example: drive 64-bit datapath with unit inverter


$$D = NF^{1/N} + P$$
$$= N(64)^{1/N} + N$$


EECS151 L15 LOGICAL EFFORT

19

# **Best Stage Effort**

- How many stages should a path use?
  - To drive given capacitance





- Define best stage effort  $\rho = F^{\frac{1}{N}}$
- $^{\bullet}$  Neglecting parasitics (p $_{\text{inv}}=$  0), we find  $\rho$  = e = 2.718
- For  $p_{inv}$  = 1, solve numerically for  $\rho$  = 3.59
- Choose 4 less stages, less energy

EECS151 L15 LOGICAL EFFORT

Nikolić Fall 2021

20 Berkeley @080

Berkeley 606

# Logical Efforts Method

1) Compute path effort

- F = GBH
- 2) Estimate best number of stages
- $N = \log_4 F$
- 3) Sketch path with N stages
- $D = NF^{\frac{1}{N}} + P$

4) Estimate least delay

- $\hat{f} = F^{\frac{1}{N}}$
- 5) Determine best stage effort
- $C_{in_i} = \frac{g_i C_{out_i}}{\hat{f}}$

6) Find gate sizes

EECS151 L15 LOGICAL EFFORT

Berkeley @06

21


### Administrivia


- Homework 6 due this week
- Projects (ASIC and FPGA) start this week

EECS151 L15 LOGICAL EFFORT

Nikolić Fall 2021


22 Berkeley @09





# A modern technology is mostly wires

- Transistors are little things under the wires
- Many layers of wires
- Wires are as important as transistors
  - Speed and power



EECS151 L15 LOGICAL EFFORT

ELOGISTE IS LOGICAL ETT OF


25

### Wire Resistance

•  $\rho = resistivity (\Omega^*m)$ 

$$R = \frac{\rho}{t} \frac{l}{w} = R_{\Box} \frac{l}{w}$$


- $R_{\square} = sheet\ resistance\ (\Omega/\square)$ 
  - □ is a dimensionless unit(!)
- Count number of squares
  - $R = R_{\square} * (\# \text{ of squares})$



EECS151 L15 LOGICAL EFFORT

Nikolić Fall 2021

26 Berkeley @@@@



Wire Delay


\*\*EECS151 L15 LOGICAL EFFORT\*

\*\*Nikelié Fall 2021\*

28 \*\*Berkeley\*\* © 0000


#### Wire RC Model

- Wires are a distributed system
  - Approximate with lumped element models
- 3-segment pi-model is accurate to 3% in simulation



EECS151 L15 LOGICAL EFFORT

# Elmore Delay for RC Tree



$$\begin{split} t_{pd} &\approx \sum_{\text{nodes } i} R_{i-to-source} C_i \\ &= R_1 C_1 + \left( R_1 + R_2 \right) C_2 + \ldots + \left( R_1 + R_2 + \ldots + R_N \right) C_N \end{split}$$


EECS151 L15 LOGICAL EFFORT


Nikolić Fall 2021

30 Berkeley @000

29 Berkeley @06

30





# Summary

- Two delay components in logical effort:
  - Parasitic delay (p)
  - Effort delay (F)
    - Logical effort (g): intrinsic complexity of the gate
    - Electrical effort (h): load capacitance dependent
- Wires are modelled as RC
  - Most commonly just C for hand analysis

EECS151 L15 LOGICAL EFFORT

Nikolić Fall 202

Berkeley 60 80 80 NO S