# **EECS151: Introduction to Digital Design and ICs**

# **Lecture 15 – Logical Effort**

#### **Bora Nikolić**

#### Samsung Foundry Promises Gate All-Around in '22

October 14, 2021, [EtTimes - Sommung Foundry recently held its Foundry Forum where it revealed some details of its semiconductor process roadmaps and fob expansion. Sommung is beeing most aggressive pursuing the next generation of transistor technology, with plans to reach mass production ahead of TSMC and Intel. Sommung's 3-annoanteer process will use the gade-cell-around (GAA) transistor structure, which the foundry calls MBCFET (Multi-bridge channel FET) and will be in production first half of 2022. TSMC will wish another generation until its N2 process to deliver CAAA some time in 2023.



EETimes

Nikolić Fall 2021 Berkeley

#### Review

- Delay is a linear function of R and C
- Delay optimization is critical to improve the frequency of the circuit.
- The dimensions of a transistor affect its capacitance and resistance.
- We use RC delay model to describe the delay of a circuit.



FECS151 L15 LOGICAL FEFORT






#### Minimizing Logic Delay

.........

# How Do We Optimize the Delay?


- How fast can a pipelined processor run?
- What is the fastest adder?



Nikolić Fall 2021



#### Inverter RC Delay



- $t_p = R_{eq}(C_p + C_l) = Req(Cin/\gamma + C_l)$ 
  - $\gamma = 1$  (closer to 1.2 in recent processes)
- $\bullet \ t_{\scriptscriptstyle \rm In} = R_{\scriptscriptstyle \rm ea} C_{\scriptscriptstyle \rm in} (1 + C_{\scriptscriptstyle \rm L}/C_{\scriptscriptstyle \rm in}) = \tau_{\scriptscriptstyle \rm INV} (1 + f)$ 
  - Propagation delay is proportional to fanout
- Normalized Delay = 1 + f

## $\mathsf{Fanout} = \mathsf{f} = \mathsf{C}_{\mathsf{L}}/\mathsf{C}_{\mathsf{in}}$

$$t_p = \tau_{INV}(1+f)$$

Nikolić Fall 20:

#### Berkeley ©000

Berkeley @000

#### Generalizing to Arbitrary Gates

- Delay has two components: d = f + p
- f: effort delay = gh (a.k.a. stage effort)
  - Again has two components
- g: logical effort
  - Measures relative ability of gate to deliver current
  - g = 1 for inverter
- h: electrical effort =  $C_{out} / C_{in}$ 
  - Ratio of output to input capacitance
  - Sometimes called fanout
- p: parasitic delay

EECS151 L15 LOGICAL EFFORT


- Represents delay of gate driving no load
- Set by internal parasitic capacitance





#### Inverter Delay

EECS151 L15 LOGICAL EFFORT




- Parasitic p is the ratio of intrinsic capacitance to an inverter
  - p(inverter) =
- Logical Effort g is the ratio of input capacitance to an inverter
  - g(inverter) =
- Electrical Effort h is the ratio of the load capacitance to the input capacitance
  - h(inverter) =
- Delay = p + f = p + g \* h = 1 + f


Foil 2021 7 Berkeley @000

#### NAND2 Gate

EECS151 L15 LOGICAL EFFORT












Berkeley ©000


#### Logical Effort of NAND2 Gate





#### NOR2 Gate





- $\bullet$  In velocity-saturated devices lon of a stack is 2/3 (not a half) of two devices
  - So the correct upsizing factor is 1.5 (not 2)
- We will use 2, as it makes calculations easier

EECS151 L15 LOGICAL EFFORT

Nikolić Foli 2021

Berkeley @000


Berkeley @000

ECS151 L15 LOGICAL EFFORT

Nikolić Fall 2021



#### Example: Inverter Chain



 ${\sf Logical\ Effort:}\qquad {\sf g}=$ 

Electrical Effort: h =


Parasitic Delay: p =

Stage Delay: d

Total Delay: d\_total =

EECS151 L15 LOGICAL EFFORT

#### Example: Inverter Chain



Logical Effort: g

Electrical Effort: h = 1

Parasitic Delay: p = 1

Stage Delay: d = 2

Total Delay: d\_total = 2\*N

EECS151 L15 LOGICAL EFFORT




Berkeley @000

RI

#### Example: FO4 Inverter

• Estimate the delay of a fanout-of-4 (FO4) inverter



Logical Effort: g

Electrical Effort: h =


Parasitic Delay: p =

Stage Delay: d =

Nikolić Fall 2021 13 Berkeley 6066

#### Example: FO4 Inverter

• Estimate the delay of a fanout-of-4 (FO4) inverter



 $\ \ \, \text{Logical Effort:} \quad \ \ g=1$ 

Electrical Effort: h = 4

Parasitic Delay: p = 1

Stage Delay: d = 5

Fanout-of-4 is commonly used to normalize the delay across technologies

Nikolić Fall 2021 14 Berkeley 6060

#### Multi-stage Logic Networks


- Logical effort generalizes to multistage networks
- Path Logical Effort

$$G = \prod g_i$$

• Path Electrical Effort  $H = \frac{C_{\text{out-path}}}{C_{\text{in-nath}}}$ 

• Path Effort

$$F = \prod f_i = \prod g_i h_i$$



#### Branching Effect


$$b = \frac{C_{\text{on path}} + C_{\text{off path}}}{C_{\text{on path}}} \qquad B = \prod b_i$$

$$h_1 = (15 + 15) / 5 = 6$$

$$h_2 = 90 / 15 = 6$$

EECS151 L15 LOGICAL EFFORT

$$F = g_1 g_2 h_1 h_2 = 36 = BGH$$



#### **Designing Fast Circuits**

$$D = \sum d_i = D_F + P$$

• Delay is smallest when each stage bears same effort

$$\hat{f} = g_i h_i = F^{\frac{1}{N}}$$

• Thus minimum delay of N stage path is

$$D = NF^{\frac{1}{N}} + P$$


- This is a key result of logical effort
  - Find fastest possible delay
  - Doesn't require calculating gate sizes

#### Berkeley @000

#### Example: Best Number of Stages

- How many stages should a path use?
  - Minimizing number of stages is not always fastest
- Example: drive 64-bit datapath with unit inverter

$$D = NF^{1/N} + P$$
$$= N(64)^{1/N} + N$$




Berkeley @000

#### Example: Best Number of Stages

- How many stages should a path use?
  - Minimizing number of stages is not always fastest
- Example: drive 64-bit datapath with unit inverter

$$D = NF^{1/N} + P$$
$$= N(64)^{1/N} + N$$




F = GBH

Berkeley @000

#### **Best Stage Effort**

- How many stages should a path use?
  - To drive given capacitance



- Define best stage effort  $\rho = F^{\frac{1}{N}}$
- $^{\bullet}$  Neglecting parasitics (p $_{\text{inv}}=$  0), we find  $\rho$  = e = 2.718
- $\bullet$  For  $p_{\text{inv}}$  = 1, solve numerically for  $\rho$  = 3.59

• Projects (ASIC and FPGA) start this week

• Choose 4 – less stages, less energy

EECS151 L15 LOGICAL EFFORT

Administrivia

• Homework 6 due this week



### 20 Berkeley ⊚090

#### Logical Efforts Method


- 1) Compute path effort
- $N = \log_4 F$ 2) Estimate best number of stages
- 3) Sketch path with N stages
- $D=NF^{\frac{1}{N}}+P$  $\hat{f} = F^{\frac{1}{N}}$
- 4) Estimate least delay
- $C_{in_i} = \frac{g_i C_{out_i}}{\hat{f}}$ 5) Determine best stage effort
- 6) Find gate sizes



#### Logical Effort Design Examples

• For which F should we buffer?

Sizing inverter fork



Berkeley @000


EECS151 L15 LOGICAL EFFORT



Wires

#### A modern technology is mostly wires

- Transistors are little things under the wires
- Many layers of wires
- Wires are as important as transistors
  - Speed and power




### Berkeley @000

#### Wire Resistance

•  $\rho = resistivity (\Omega^*m)$ 

$$R = \frac{\rho}{t} \frac{l}{w} = R_{\square} \frac{l}{w}$$


- $R_{\square}$  = sheet resistance  $(\Omega/\square)$ 
  - □ is a dimensionless unit(!)
- Count number of squares
  - $R = R_{\square} * (\# \text{ of squares})$



#### Berkeley @000

#### Wire Capacitance

- Wire has capacitance per unit length
  - To neighbors
  - To layers above and below
- $\cdot C_{total} = C_{top} + C_{bot} + 2C_{adi}$



Berkeley @000




Wire Delay

28 Berkeley ⊚000

# Wire RC Model


- Wires are a distributed system
  - Approximate with lumped element
- 3-segment pi-model is accurate to 3% in simulation



29 Berkeley @000

#### Elmore Delay for RC Tree


EECS151 L15 LOGICAL EFFORT



$$\begin{split} t_{pd} &\approx \sum_{\text{nodes } i} R_{i-to-source} C_i \\ &= R_1 C_1 + \left(R_1 + R_2\right) C_2 + \ldots + \left(R_1 + R_2 + \ldots + R_N\right) C_N \end{split}$$

# Berkeley 6000

#### Example: RC Delay with Wire and Gate



Logical Effort with Wires



#### Summary

- Two delay components in logical effort:
  - Parasitic delay (p)
  - Effort delay (F)
    - Logical effort (g): intrinsic complexity of the gate
    - Electrical effort (h): load capacitance dependent
- Wires are modelled as RC
  - Most commonly just C for hand analysis

EECS151 L15 LOGICAL EFFORT

Nikolić Fall 202

33 Berkeley @@@@