


ESD Protection


- When a chip is being connected to a board, there is unknown (potentially large) static voltage difference
- Equalizing potentials requires (large) charge flow through the pads
- Diodes sink this charge into the substrate need guard rings to pick it up.


EECS151/251A L27 SUMMARY

Nikolić Fall 20:


5








/





Impact of Resistance

- Impact of resistance is commonly seen in power supply distribution:
 - IR drop
 - Voltage variations
- Power supply is distributed to minimize the IR drop and compensate for the inductances

EECS151/251A L27 SUMMARY


Nikolić Fall 2021

Berkeley © S S

11

RI Introduced Voltage Drop and Noise


- Supply current:
 - Average
 - Time varying component, depends on activity





EECS151/251A L27 SUMMARY


Nikolić Fall 2021


Berkeley @@ @














Administrivia


- Special lecture on Monday, Dec 6. at 11:00am
 - FPGA prototyping
 - Not on final, but very useful
- Project, project !
 - Final checkoffs on Dec. 7
- Homework 11 due Dec 3.
- Final is on December 13, 11:30-2:30
 - Review session next Wednesday

EECS151/251A L27 SUMMARY

Nikolić Fall 202


19 Berkeley @ S C


19




What This Class is All About? Introduction to digital integrated circuit and system engineering Key concepts needed to be a good digital system designer Discover you own creativity! Learn models that allow reasoning about design behavior Manage design complexity through abstraction and understanding of tools Allow analysis and optimization of the circuit's performance, power, cost, etc. Learn how to make sure your circuit and system works There are way more ways to mess up a chip than to get it right.


21








Field Has Advanced • Intel's roadmap to 18A Introducing Intel's new node naming Intel Intel Intel Intel **10**nm 20A 3 Power and area improvements Increased EUV use Manufacturing products 2H 2023 accelerated Berkeley ©090 EECS151/251A L27 SUMMARY Nikolić Fall 2021




















We Have a Generator For That, Too!

- But it is mostly analog
- Designed as a Berkeley Analog Generator (BAG)



- Deeper prerequisite chain
- EE105 \rightarrow EE140/240A \rightarrow EE240C or 290C (high-speed links)

FECS151/251A I 27 SIIMMARY

likolić Fall 202

Berkeley © ® ® NO

33

EE251B - Advanced Digital Circuits

- Starts with a deeper dive into technology, devices and models
- SoC architecture, interconnect
- Variability and a case study of large SRAM arrays
- Most of the class is low-power design and power management
- ASIC projects

• Pending campus approval

EECS151/251A L27 SUMMARY

Nikolić Fall 202

34 Berkeley © ® ®

