EECS 151/251A SP2022 Discussion 1

GSI: Yikuan Chen, Dima Nikiforov

My job:

- O To help **you** get the most out of this class!
- O Discussion sections
 - O Cory 540 every Friday
 - Review this week
 - Answer questions
 - Example problems
- Office hours
 - O Yikuan's: Thursday 10-11am
 - Office hour of each staff listed on course website:
 - https://inst.eecs.berkeley.edu/~eecs151/sp22/
- Piazza
 - O Please contact GSIs here instead of email so your question could bring value to all students
 - O GSIs will try to respond within 24 hours

How to success

OPut the most effort into labs/project

They make you a great engineer, not just a good IC student

O Understand abstraction leverage it for productive design Stay in circuit design: Apple shows you how desperate they are!

O Choose final project partners wisely. It Takes Two to make a team

What else

O Homework stresses understanding

All questions will be graded on correctness, but open-ended questions have higher weighting

Stay up-to-date on industry & research trends!

IEEE <u>Computing</u> & <u>Semiconductors</u>, <u>EE Times</u>, <u>Semiconductor Engineering</u>, <u>TechInsights</u>
IEEE <u>CAS</u> & <u>Computer</u> Societies, <u>ACM</u>, etc.


Agenda

- OAdministrative
- OASIC vs FPGA
- Verilog intro

Administrative


OHomework 1 will be posted this week

OLabs are in Cory 111/117 – There's a Monday Lab 2-5pm, GSI Seah Kim



ASIC


- OApplication-Specific Integrated Circuit
- Optimized for the application
- OUse standard cells, SRAM, custom analog circuits






FPGA

- Field-Programmable Gate Array.
- OCan be programmed on the fly, hence Field-Programmable
- OLook-up Table (LUT, /lʌt/) based, pre-placed





Xilinx Virtex Family

7

ASIC vs FPGA

	ASIC	FPGA
Performance		
Design cost		
Per-unit cost		
Design time		
Custom blocks		
Job perspective		



Hardware description language (HDL)

- Describes a digital system
- Tools can synthesize the code to emulate a circuit
- Keep reminding yourself: I'm describing hardware, not writing a program
- Always sketch out your circuit, even if just at a high level (modules, ports, connections, aka boxes, texts and lines)
- Learn by hands-on practice!

Keep in mind

- O Not a programming language!
 - Only the syntax is based on C for familiarity
 - Circuits are not programs and follow different rules
 - Think about it from a circuit perspective
- Not "programming a circuit"
- Writing a description

Verilog Syntax References

- Like any program languages, there're many good online references for Verilog HDL
 - O https://www.chipverify.com/verilog/verilog-syntax
 - O http://www.emmelmann.org/Library/Tutorials/docs/verilog-ref-guide/vlog-ref-top.html






 Different sources might prefer a different flavor of Verilog syntax & formatting, we recommend that you keep consistent with the lectures.

14

Verilog Basics

- Examples of differences
- Combinational logic
 - All combinational blocks are always running in parallel
 - Output updates immediately* with input
 - Just because something is assigned at a later line doesn't mean it runs later!
- Sequential logic
 - Many registers can update on same clock edge
 - Usually drive combinational blocks
 - Need to be careful not to have conflicts



*Immediate only In RTL simulation. In gate-level simulation, there will be some gate delay before the output updates

Basic Verilog module

Two Equivalent Modules

```
module module1 name (
 input [1:0] a,
 input
       b,
 output
);
assign o = (condition)?expression1 of a
and b : expression 2 of a and b;
endmodule
```

```
module module1 name (a,b,o);
 input [1:0] a;
 input b;
 output reg o;
always @ (*) begin
  if (condition) begin
    o = expression1 of a and b;
  end else begin
    o = expression2 of a and b;
end
endmodule
```

16

Basic Verilog module

Instantiating a module in another module

```
module sub module name (
 input [1:0] a,
 input b,
 output o
);
assign o = (condition)?expression1 of
a and b : expression 2 of a and b;
endmodule
```

```
module big_module_name (
  input [1:0] input,
 output output
);
wire b = 1'b1; //local wire with fixed value
  sub module name my sub (
    .a(input),
    .b(b)
    .o(output)
  );
endmodule
```

EECS 151/251A Discussion 1

Structural Verilog vs Behavioral Verilog

Structural Verilog

- Directly describe the physical relationship & connection in code
- Typically combinational logic circuits build out of basic gates and module instances

Behavioral Verilog


- Describe the action of the module
- Use assign statements for continuous assignment
- Use always@(some_condition) blocks to describe how a circuit behaves under certain conditions

Verilog modules

- Black box design unit with a specific purpose
- Designer specifies inputs, outputs, and behavior
- Example: 2-input multiplexer


Wire vs. Register


• wire



OR

• Register (reg)





Examples (with common syntax errors)

```
module mux2 behav (in,out,out b)
module mux2 (
                                                  input [0:1] in;
                                                  input select;
  input [1:0] in,
                                                  output out;
  input select,
                                                  output out b;
  output out
                                                  always @(in)
);
                                                   if (select == 1)
                                                       out = in[1]
assign out = (select=1)? in[1] : in[0];
                                                       out b = \sim in[1]
endmodule
                                                    else
                                                       out = in[0]
                                                       out b = \sim in[0]
                                                  endmodule
```

EECS 151/251A Discussion 1

Examples (error corrected)

```
module mux2 behav (in, select, out, out b);
                                                 input [0:1] in;
module mux2 (
                                                 input select;
  input [1:0] in,
                                                 output reg out;
                                                 output reg out b;
  input select,
                                                 always @(*) begin
  output out
                                                   if (select == 1)begin
);
                                                       out = in[1]
                                                       out b = \sim in[1]
assign out = (select==1)? in[1] : in[0];
                                                   end else begin
endmodule
                                                       out = in[0]
                                                       out b = \sim in[0]
```

EECS 151/251A Discussion 1

endmodule