EECS 151/251A SP2022 Discussion 4


GSI: DIMA NIKIFOROV, YIKUAN CHEN

Agenda


- Datapath
- Pipelining
- Hazards

Datapath


IF ID EX Full RISC-V Datapath




Full RISC-V Datapath: add



Full RISC-V Datapath: sw exercise




Full RISC-V Datapath: beq exercise




Pipelining

Full RISC-V Datapath: Stages




Why Pipeline?


Single Cycle



Pipelined



Converting To Pipelined Design



Hazards

Hazards

add x1, x2,x3. two read part

- Structural hazard
 - A single resource is required by more than one instructions
 - We have solved some structural hazard! (e.g. RegFile with 2 reading port)
- One (or more) source register is not ready when being used
 Can be solved by forwarding (trade complexity for performance)
 Control hazard
- Stall (waste cycles)
 For branch instructions, we cannot know if it is taken at next cycle
 branch prediction

beg Branch Comp

inst! beg


inst! beg

inst: beg

inst: beg

Data Hazard - Stall

• Consider a 5-stage pipeline:



#	IF	D	EX	M	WB
1					
2					
3					
4					
5					
6					
7					
8					
9					
10					
11					


Data Hazard - Stall

Consider a 5-stage pipeline:

or
$$x6, x2, x5$$


#	IF	D	EX	M	WB
1	add				
2	sub	add			
3	xor	sub	add		
4	or 1	xor	sub	add	
5	or Ł	xor V	-	sub	add
5 610st		or [xor	-	sub
7		or	-	xor	-
8		or 🇸	-	-	xor
9			or	-	-
10				or	-
11					or

Control Hazard



Control Hazard

How many missed cycles on a mispredict?



Questions?