EECS151: Introduction to Digital Design and ICs

Lecture 23 - SRAM

Bora Nikolić

Berkeley @000

Review

- Latches are based on positive feedback
- Clk-Q delay calculated similarly to combinational logic
- Setup, hold defined as D-Clk times that correspond to Clk-Q delay
- Flip-flop is typically a latch pair

Berkeley ©000



SRAM


Berkeley @000

Random Access Memory Architecture

- Conceptual: Linear array of addresses
 - Each box holds some data
 - Not practical to physically realize - millions of 32b/64b words



• Decode Row and Column address to get data



0x000...0

0xFFF...F




Basic Memory Array

Core

- Wordlines to access rows
- Bitlines to access columns
- Data multiplexed onto columns

Decoders


- Addresses are binary
- Row/column MUXes are 'one-hot' - only one is active at a time



Nikolić Fall 2021

Berkeley @000

Basic Static Memory Element




- If D is high, D will be driven low
 - Which makes D stay high
- Positive feedback
- Same principle as in latches




Positive Feedback: Bi-Stability

• As in latches




Writing into a Cross-Coupled Pair




- This is a 5T SRAM cell
 - Access transistor must be able to overpower the feedback; therefore must be large
 - Easier to write a 0, harder to write 1
- Can implement as a transmission gate as well; single-ended 6T cell
- There is a better solution...




Berkeley @000









R	R	R	R
R	П	R	R
R	R	R	R
R	R	R	R

R	Я	R	Я
R	R	R	R
R	Я	R	Я
R	ע	R	刀

Administrivia

- Homework 10 posted on Friday, due 11/22
 - No homework during Thanksgiving
- Project checkpoints #3 this week



Berkeley @000

Multi-Ported Memory

Motivation:

- · Consider CPU core register file:
 - 1 read or write per cycle limits processor performance.
 - Complicates pipelining. Difficult for different instructions to simultaneously read or write regfile.
 - Single-issue pipelined CPUs usually needs 2 read ports and 1 write port (2R/1W).
 - ullet Superscalar processors have more (e.g. 6R/3W)





dual-porting allows both sides to simultaneously access memory at full bandwidth.

Douta

Dual-port


Memory Doutb




Berkeley @000

Dual-Ported Memory Internals

• Add decoder, another set of read/write logic, bits lines, word lines:






- Repeat everything but cross-coupled inverters.
- This scheme extends up to a couple more ports, then need to add additional



1R/1W 8T SRAM



- Dual-port read/write capability
- Single-cycle read and write, timed appropriately
- Often found in register files, first level (L1) of cache

True or False

EECS151 L23 SRAM

www.yellkey.com/pull

			ſ
1	F	F	F
1 2 3 4	F	F	T
3	F	T	F
4	F	T	T
5 6 7	T	F	F
6	Т	F	T F
	T	T	
8	T	T	T


- 1. Transistor leakage doesn't affect SRAM read speed
- 2. One should write into an SRAM cell by pulling BL high
- 3. One can only write into some cells of a selected WL







Memory Decoders



Too many select signals: N words = N select signals

Decoder reduces the number of select sign $K = \log_2 N$

24 Berkeley @000

EECS151 L23 SRAM

23 Berkeley ©000

Berkeley 6000

EECS151 L23 SRAM


Row Decoders

Collection of 2^M complex logic gates Organized in regular and dense fashion

(N)AND Decoder

$$WL_0 = \overline{A_0}\overline{A_1}\overline{A_2}\overline{A_3}\overline{A_4}\overline{A_5}\overline{A_6}\overline{A_7}\overline{A_8}\overline{A_9}$$

$$WL_{511} = A_0A_1A_2A_3A_4A_5A_6A_7A_8\overline{A_9}$$



NOR Decoder


$$\begin{split} WL_0 &= A_0 + A_1 + A_2 + A_3 + A_4 + A_5 + A_6 + A_7 + A_8 + A_9 \\ WL_{511} &= \overline{A_0} + \overline{A_1} + \overline{A_2} + \overline{A_3} + \overline{A_4} + \overline{A_5} + \overline{A_6} + \overline{A_7} + \overline{A_8} + A_9 \end{split}$$



25 Berkeley @000

Decoder Design Example


• Look at decoder for 256x256 memory block (8KBytes)



Berkeley @000

Possible Decoder


- 256 8-input AND gates
 - Each built out of a tree of NAND gates and inverters
- Need to drive a lot of capacitance (SRAM cells)
 - What's the best way to do this?



27 Berkeley @000

Possible AND8


- Build 8-input NAND gate using 2-input gates and inverters
- Is this the best we can do?
- Is this better than using fewer NAND4 gates?





Problem Setup

- Goal: Build fastest possible decoder with static CMOS logic
- What we know
 - Basically need 256 AND gates, each one of them drives one word line



Berkeley @000

Problem Setup (1)

- Each wordline has 256 cells connected to it
- \cdot C_{WL} = 256*C_{cell} + C_{wire}
 - Ignore wire for now
- ullet Assume that decoder input capacitance is $C_{address} = 4 * C_{cell}$

Berkeley ©000

Problem Setup (2)


- Each address bit drives 28/2 AND gates
 - $^{\bullet}$ A0 drives $1\!\!/_2$ of the gates, A0_b the other $1\!\!/_2$ of the gates
- Total fanout on each address wire is:


$$F = \Pi B \frac{C_{load}}{C_{in}} = 128 \frac{\left(256C_{cell}\right)}{4C_{cell}} = 2^7 \frac{\left(2^8C_{cell}\right)}{2^2C_{cell}} = 2^{13}$$

Decoder Fan-Out

- F of 2^{13} means that we will want to use more than $\log_4(2^{13}) = 6.5$ stages to implement the AND8
- Need many stages anyways
 - So what is the best way to implement the AND gate?
 - Will see next that it's the one with the most stages and least complicated gates











• In other words, we are decoding smaller groups of address bits first

• And using the "predecoded" outputs to do the rest of the decoding



Predecode Options

- Larger predecode usually better:
- More stages before the long wires
 - Decreases their effect on the circuit
- Fewer number of long wires switches • Lower power
- Easier to fit 2-input gate into cell pitch





EECS151 L23 SRAM

Building Larger Arrays

Berkeley @000

Berkeley @000

Building Larger Custom Arrays


4kB	Dec	4kB	4kB	Dec	4kB
Col, I/O	Pre- Dec	Col, I/O	Col, I/O	Pre- Dec	Col, I/O
4kB	Dec	4kB	4kB	Dec	4kB
4kB	Dec	4kB	4kB	Dec	4kB
Col, I/O	Pre- Dec	Col, I/O	Col, I/O	Pre- Dec	Col, I/O
4kB	Dec	4kB	4kB	Dec	4kB

- Each subarray is 2-8kB
- Hierarchical decoding
- Peripheral overhead is 30-50%
- Delay is wire dominated
- Scratchpads, caches, TLBs

Cascading Memory-Blocks

How to make larger memory blocks out of smaller ones.

Increasing the width. Example: given 1Kx8, want 1Kx16



EECS151 L23 SRAM

Nikolić Fall 2021

Berkeley @000

EECS151 L23 SRAM


Nikolić Fall 2021



Cascading Memory-Blocks

How to make larger memory blocks out of smaller ones.

Increasing the depth. Example: given 1Kx8, want 2Kx8



CS151 L23 SRAM


Nikolić Fall 2021



Adding Ports to Primitive Memory Blocks

Adding a read port to a simple dual port (SDP) memory.

Example: given 1Kx8 SDP, want 1 write & 2 read ports.




Nikolić Fall 2021



Adding Ports to Primitive Memory Blocks

How to add a write port to a simple dual-port memory.

Example: given 1Kx8 SDP, want 1 read & 2 write ports.



Review

- Dense memories are built as arrays of memory elements
 - SRAM is a static memory
- SRAM has unique combination of density, speed, power
- SRAM cells sized for stability and writeability
- ullet SRAM and regfile cells can have multiple R/W ports
- Memory decoding is done hierarchically
 - Wire-limited in large arrays

Nikolii Eoli 2021

