

inst.eecs.berkeley.edu/~eecs151

EECS151 : Introduction to Digital Design and ICs


Lecture 13 – CMOS Logic

Bora Nikolić



Qualcomm Takes on Nvidia for MLPerf Inference Title

October 1, 2021, EETimes, Sally Ward-Foxton - The latest round of MLPerf AI inference benchmark scores are in. Nvidia has dominated both MLPerf training and inference results since the beginning, but in this round Qualcomm appears to be close on Nvidia's tail when it comes to data center/edge server inference.



Qualcomm Cloud AI100 PCIe and M.2 cards (Source: Qualcomm)

EETimes

Nikolić Fall 2021

1

EECS151 L12 CMOS2

1

Review


- CMOS process is used for producing chips
 - Planar bulk process used up to 28nm node
 - finFET, FDSOI used below the 22nm node
- Switch-level abstraction for MOS transistors

EECS151 L12 CMOS2

Nikolić Fall 2021

2

2



MOS Switch


EECS151 L12 CMOS2

Nikolić Fall 2021

3 Berkeley UNIVERSITY OF CALIFORNIA

3

MOS Switch



S G D

S G D

S G D

S G D

EECS151 L12 CMOS2

Nikolić Fall 2021

4 Berkeley UNIVERSITY OF CALIFORNIA

4



CMOS Inverter

EECS151 L12 CMOS2

Nikolić Fall 2021


 5 Berkeley
 UNIVERSITY OF CALIFORNIA

5


CMOS Inverter

- Simple DC behavior

- Schematic



- Switch model




$$\begin{aligned} V_{OL} &= 0 \\ V_{OH} &= V_{DD} \end{aligned}$$

EECS151 L12 CMOS2


Nikolić Fall 2021

 6 Berkeley
 UNIVERSITY OF CALIFORNIA

6



7



8

Digital Circuits

- One logic representation
- Multiple libraries
- Multiple gate sizes within a library


$$\text{Out} = \bar{A}$$

Truth table


A	Out
0	1
1	0

- Layouts
 - Number of metal 'tracks'
 - More tracks, faster, but larger
 - Less tracks – more compact, but slower
- Transistor thresholds (V_{Th}) (for each track height):
 - Regular (RVT)
 - Low (LVT)
 - Faster, higher power
 - Slower, lower power
 - High (HVT)
- Transistor lengths




- Symbol



- Schematic



- Layout



INVX3,
INVX4,...

EECS151 L12 CMOS2

Nikolić Fall 2021

9



9

Administrivia

- Homework 5 due this week
- Lab 6 (last) this week
- Projects start next week

EECS151 L12 CMOS2

Nikolić Fall 2021

10



10



CMOS Logic

EECS151 L12 CMOS2

Nikolić Fall 2021


11

Berkeley
UNIVERSITY OF CALIFORNIA


11

Building logic from switches

Series

**AND** $Y = X \text{ if } A \text{ AND } B$

Parallel

**OR** $Y = X \text{ if } A \text{ OR } B$

(output undefined if condition not true)

EECS151 L12 CMOS2

Nikolić Fall 2021


12

Berkeley
UNIVERSITY OF CALIFORNIA

12

Logic using inverting switches


Series



NOR

$$Y = X \text{ if } \overline{A} \text{ AND } \overline{B} \\ = \overline{A + B}$$

Parallel



NAND

$$Y = X \text{ if } \overline{A} \text{ OR } \overline{B} \\ = \overline{AB}$$

(output undefined if condition not true)


EECS151 L12 CMOS2

Nikolić Fall 2021

13 Berkeley UNIVERSITY OF CALIFORNIA


13

Static Complementary CMOS



PUN and PDN are **dual** logic networks
PUN and PDN functions are **complementary**

Dual Graphs



EECS151 L12 CMOS2

Nikolić Fall 2021

14 Berkeley UNIVERSITY OF CALIFORNIA

14


Complementary CMOS Logic Style

- PUN is the **dual** to PDN
(can be shown using DeMorgan's Theorems)

$$\overline{A + B} = \overline{A} \overline{B}$$

$$\overline{AB} = \overline{A} + \overline{B}$$

- Static CMOS gates are always inverting




AND = NAND + INV

15

Example Gate: NAND

A	B	Out
0	0	1
0	1	1
1	0	1
1	1	0

Truth Table of a 2 input NAND gate




- PDN: $G = AB \Rightarrow$ Conduction to GND
- PUN: $F = \overline{A} + \overline{B} = \overline{AB} \Rightarrow$ Conduction to V_{DD}
- $\overline{G(in_1, in_2, in_3, \dots)} \equiv \overline{F(in_1, in_2, in_3, \dots)}$

16

Example Gate: NOR

A	B	Out
0	0	1
0	1	0
1	0	0
1	1	0

Truth Table of a 2 input NOR gate



EECS151 L12 CMOS2

Nikolić Fall 2021

17


Berkeley



17

Complex CMOS Gate

$$\text{OUT} = \overline{D + A \cdot (B + C)}$$



- Note: In scaled processes max #inputs is 3-4
- Max stack height is 2 or 3

EECS151 L12 CMOS2

Nikolić Fall 2021

18


Berkeley



18

Stick Diagrams

Contains no dimensions
Represents relative positions of transistors




EECS151 L12 CMOS2

Nikolić Fall 2021



19

Stick Diagrams




EECS151 L12 CMOS2


Nikolić Fall 2021



20




21




22

OAI22 Logic Graph




23

Example: $x = \overline{ab+cd}$



24

Switch Limitations



EECS151 L12 CMOS2

Nikolić Fall 2021

25


Berkeley



25

Transmission Gate

- Transmission gates are the way to build “switches” in CMOS.
- In general, both transistor types are needed:
 - ☐ nFET to pass zeros.
 - ☐ pFET to pass ones.
- The transmission gate is ‘non-isolating’.



EECS151 L12 CMOS2

Nikolić Fall 2021

26


Berkeley




26

Transmission-Gate Multiplexer

• Implementation



Sel	Y
0	A
1	B



```

module comb(input a, b, sel,
            output reg y);
    always @(*) begin
        case (sel)
            1b'0: y <= a;
            1b'1: y <= b;
        endcase
    end
endmodule

```

EECS151 L12 CMOS2

Nikolić Fall 2021

27

Berkeley



27

CMOS Multiplexer

Sel	Y
0	A
1	B

EECS151 L12 CMOS2

Nikolić Fall 2021

28

Berkeley



28



CMOS Sizing

EECS151 L12 CMOS2

Nikolić Fall 2021

29



Berkeley



29

Transistor Sizing

• Optimal W_p/W_n



- In the past, $W_p > W_n$ (see Rabaey, 2nd ed)
- In modern processes (finFET), $W_p = W_n$

EECS151 L12 CMOS2

Nikolić Fall 2021

30


Berkeley



30

Gate Sizing

- Doubling the gate size (by doubling W_s):



- Doubles C_{in}
- Halves equivalent gate resistance
- Doubles C_p

EECS151 L12 CMOS2

Nikolić Fall 2021

31



31



CMOS Delay

EECS151 L12 CMOS2

Nikolić Fall 2021


32





32

Inverter Delay

- How to time this?



- Each gate has an R_{eq} and drives C_{in} of the next gate



EECS151 L12 CMOS2



Nikolić Fall 2021

33 Berkeley UNIVERSITY OF CALIFORNIA

33

Inverter Delay

- High-to-low



$$t_{p,HL} = (\ln 2)\tau = 0.7 R_{eq,n}(C_p + C_L)$$

$$\tau = R_{eq,n}(C_p + C_L)$$

EECS151 L12 CMOS2

Nikolić Fall 2021

34 Berkeley UNIVERSITY OF CALIFORNIA

34

Inverter Delay

Top diagram: PMOS transistor with $R_{eq,p}$ and NMOS transistor with $R_{eq,n}$ in series with a load capacitor $C_p + C_L$.

Bottom diagram: PMOS transistor with $R_{eq,p}$ and NMOS transistor with $R_{eq,n}$ in series with a load capacitor $C_p + C_L$.

Timing diagram showing V_{in} as a step from 0 to V_{DD} and V_{out} as an exponential rise from 0 to V_{DD} . The output voltage is given by $V_{out} = V_{DD}(1 - e^{-t/\tau})$.

The propagation delay $t_{p,LH}$ is defined as the time for V_{out} to reach $V_{DD}/2$, which is $t_{p,LH} = (\ln 2)\tau = 0.7 R_{eq,p}(C_p + C_L)$.

EECS151 L12 CMOS2

Nikolić Fall 2021

35 Berkeley UNIVERSITY OF CALIFORNIA

35

Capacitances

Top diagram: PMOS transistor M_2 and NMOS transistor M_1 with gate capacitance C_{in} and drain capacitance C_p .

Bottom diagram: PMOS transistor M_2 and NMOS transistor M_1 with gate capacitance C_{in} and drain capacitance C_p .

Cross-sectional diagram of a MOSFET showing the gate, source, and drain regions.

Top-down layout diagram of a MOSFET showing the gate, source, and drain regions.

- C_{in} is largely set by the gate cap
 - $\sim WL$
 - $2 \times W = 2 \times C_{in}$
 - It is non-linear, but we will ignore that
- C_p is largely set by the drain cap
 - $\sim W$ (drain area/perimeter)
 - $2 \times W = 2 \times C_p$


$C_p = \gamma C_{in}$

EECS151 L12 CMOS2


Nikolić Fall 2021

36 Berkeley UNIVERSITY OF CALIFORNIA


36




37



38




39



40

Impact of Supply Voltage

- Lowering V_{DD} , slows down the circuit



EECS151 L12 CMOS2

Nikolić Fall 2021

41


Berkeley



41

Quiz: Inverter Delay

- If we double the load capacitance, assuming the default V_{out} shown in blue, which of the following waveforms shows the new V_{out} ?



EECS151 L12 CMOS2


Nikolić Fall 2021

42

Berkeley



42



Summary

- CMOS allows for convenient switch level abstraction
- CMOS pull-up and pull-down networks are complementary
 - Graph models for CMOS gates
- Transistor sizing affects gate performance
- Delay is a linear function of R and C