EECS151: Introduction to Digital Design and ICs

Lecture 15 – Logical Effort

Bora Nikolić

Samsung Foundry Promises Gate All-Around in '22

October 14, 2021, EETimes - Sommung Foundry recently held its Foundry Forum where it revealed some details of its semiconductor process roadmaps and fab expansion. Sommung is beling most adorgensive pursuing the next generaction of transitor technology, with plans to reach moss production othered of TSMC and Inel. Sommung's 3-nanometer process will use the gate-ell-acround (GA) monistor structure, which the foundry calls MBCFET (Multi-bridge channel FET) and will be in production first half of 2022. TSMC will woit another generation until its N2 process to deliver CAA some time in 2023.



EETimes

Nicoles Nacoles Royal v

Review

- Delay is a linear function of R and C
- Delay optimization is critical to improve the frequency of the circuit.
- The dimensions of a transistor affect its capacitance and resistance.
- We use RC delay model to describe the delay of a circuit.






Minimizing Logic Delay

9

Berkeley @000


How Do We Optimize the Delay?

- How fast can a pipelined processor run?
- What is the fastest adder?



4 Berkeley ©080





- $\bullet \ t_p = R_{eq}(C_p + C_L) = Req(Cin/\gamma + C_L)$
 - $\gamma = 1$ (closer to 1.2 in recent processes)
- $\bullet~t_{_{\mathrm{IN}}} = R_{_{\mathrm{e}\alpha}}C_{_{\mathrm{in}}}(1+C_{_{\mathrm{L}}}/C_{_{\mathrm{in}}}) = \tau_{_{\mathrm{INV}}}(1+f)$
 - Propagation delay is proportional to fanout
- Normalized Delay = 1 + f

 $\mathsf{Fanout} = \mathsf{f} = \mathsf{C_L}/\mathsf{C_{in}}$

 $t_p = \tau_{INV}(1+f)$

Nikolić Fall 202

Berkeley @000

Generalizing to Arbitrary Gates

- Delay has two components: d = h + p
- h: effort delay = gf (a.k.a. stage effort)
 - Again has two components
- g: logical effort
 - Measures relative ability of gate to deliver current
 - g = 1 for inverter
- f: electrical effort = C_{out} / C_{in}
 - Ratio of output to input capacitance
 - Sometimes called fanout
- p: parasitic delay

EECS151 L15 LOGICAL EFFORT

NAND2 Gate


- Represents delay of gate driving no load
- Set by internal parasitic capacitance





Inverter Delay

EECS151 L15 LOGICAL EFFORT



- Parasitic p is the ratio of intrinsic capacitance to an inverter
 - p(inverter) =
- Logical Effort g is the ratio of input capacitance to an inverter
 - g(inverter) =
- Electrical Effort h is the ratio of the load capacitance to the input capacitance
 - h(inverter) =
- Delay = p + h = p + g * f = 1 + f


Berkeley ©000



C_{in} = 2

EECS151 L15 LOGICAL EFFORT










Nikolić Fall 2021


Berkeley ©000

Logical Effort of NAND2 Gate









- \bullet In velocity-saturated devices Ion of a stack is 2/3 (not a half) of two devices
 - So the correct upsizing factor is 1.5 (not 2)
- We will use 2, as it makes calculations easier


EECS151 L15 LOGICAL EFFORT

Berkeley @000

NOR2 Gate



Example: Inverter Chain



Logical Effort:

Electrical Effort: f =


Parasitic Delay: p =

Stage Delay:

Total Delay: d_total =

EECS151 L15 LOGICAL EFFORT

Optimize Delay of an Inverter Chain



How to optimally size inverter chain to minimize delay?

...There are N-1 unknowns: C_2 , C_3 , ... C_N

$$d = (1 + C_2/C_{in}) + (1 + C_3/C_2) + ... + (C_L/C_N)$$

Solution: All delays are equal, $C_2/C_{\rm in} = C_3/C_2 = ...C_{\rm L}/C_{\rm N}$

$$\frac{c_{i+1}}{c_i} = \sqrt[N]{\frac{c_L}{c_{In}}}$$


EECS151 L15 LOGICAL EFFORT





Example: FO4 Inverter

Estimate the delay of a fanout-of-4 (FO4) inverter



Logical Effort:

Electrical Effort:

S151 L15 LOGICAL EFFORT

Parasitic Delay:


Stage Delay:

Nikolić Fall 2021 13 Berkeley @000

Berkeley @000

Example: FO4 Inverter

• Estimate the delay of a fanout-of-4 (FO4) inverter



Logical Effort:

Electrical Effort: f = 4

Parasitic Delay: p = 1

Stage Delay:

Fanout-of-4 is commonly used to normalize the circuit delay across technologies

olic Fall 2021 14 Berkeley @000

Multi-stage Logic Networks

- Logical effort generalizes to multistage networks
- Path Logical Effort

$$G = \prod g_i$$

• Path Electrical Effort

$$C = \frac{C_{\text{out-path}}}{C_{\text{in-path}}}$$

• Path Effort

$$H = \prod h_i = \prod g_i f_i$$



Branching Effect


$$b = \frac{C_{\text{on path}} + C_{\text{off path}}}{C_{\text{on path}}} \qquad B = \prod b_i$$

$$= 90 / 5 = 18$$

$$f_1 = (15 + 15) / 5 = 6$$

EECS151 L15 LOGICAL EFFORT

$$F = g_1g_2h_1h_2 = 36 = BGH$$



Designing Fast Circuits

$$D = \sum d_i = H + P$$

• Delay is smallest when each stage bears same effort

$$\hat{h} = g_i f_i = H^{\frac{1}{N}}$$

• Thus minimum delay of N stage path is

$$D = NH^{\frac{1}{N}} + P$$

• And we can find the gate sizes that result in optimal delay


EECS151 L15 LOGICAL EFFORT

Berkeley @000

Example: Best Number of Stages

- How many stages should a path use?
 - Minimizing number of stages is not always fastest
- Example: drive 64-bit datapath with unit inverter

$$D = NF^{1/N} + P$$
$$= N(64)^{1/N} + N$$




Berkeley @000

Example: Best Number of Stages

- How many stages should a path use?
 - Minimizing number of stages is not always fastest
- Example: drive 64-bit datapath with unit inverter

$$D = NF^{1/N} + P$$
$$= N(64)^{1/N} + N$$






Berkeley @000

Best Stage Effort

- How many stages should a path use?
 - To drive given capacitance



- Define best stage effort
- Neglecting parasitics ($p_{inv} = 0$), we find $\rho = e = 2.718$
- \bullet For $p_{\text{inv}}=$ 1, solve numerically for $\rho=$ 3.59
- Choose 4 less stages, less energy
- Extends to any logic path with h = 4

EECS151 L15 LOGICAL EFFORT



Logical Efforts Method


- 1) Compute path effort
- 2) Estimate best number of stages
- 3) Sketch path with N stages
- 4) Estimate least delay
- 5) Determine best stage effort
- $D = NH^{\frac{1}{N}} + P$

H = GBF

 $N = \log_4 H$

- $\hat{h} = H^{\frac{1}{N}}$
- $C_{in_i} = \frac{g_i C_{out_i}}{\hat{r}}$
- 6) Find gate sizes

Example: Optimize Delay



Effective fanout, F =

- a =



Example: What is the fastest NAND8?

Administrivia

- Homework 6 due this week
- Projects (ASIC and FPGA) start this week

Berkeley 6000


Logical Effort Design Examples

• For which F should we buffer?





• Sizing inverter fork



EECS151 L15 LOGICAL EFFORT

Nikolić Fall 2021





Wires



A modern technology is mostly wires

- Transistors are little things under the wires
- Many layers of wires
- Wires are as important as transistors
 - Speed and power




Wire Resistance

EECS151 L15 LOGICAL EFFORT

• $\rho = resistivity (\Omega^*m)$

$$R = \frac{\rho}{t} \frac{l}{w} = R_{\Box} \frac{l}{w}$$

- R_{\square} = sheet resistance (Ω/\square)
 - □ is a dimensionless unit(!)
- Count number of squares
 - R = R_{\square} * (# of squares)



EECS151 L15 LOGICAL EFFORT


Nikolić Fall 2021 28

Berkeley ©000

Berkeley 6000

Wire Capacitance


- Wire has capacitance per unit length
 - To neighbors
 - To layers above and below
- \bullet $C_{total} = C_{top} + C_{bot} + 2C_{adj}$



Wire Delay


Wire RC Model

- Wires are a distributed system
 - Approximate with lumped element models
- 3-segment pi-model is accurate to 3% in simulation




Elmore Delay for RC Tree

EECS151 L15 LOGICAL EFFORT



$$\begin{split} t_{pd} &\approx \sum_{\text{nodes } i} R_{i-to-source} C_i \\ &= R_1 C_1 + \left(R_1 + R_2\right) C_2 + \ldots + \left(R_1 + R_2 + \ldots + R_N\right) C_N \end{split}$$

29 Berkeley @000



35 Berkeley @000

Summary

- Two delay components in logical effort:
 - Parasitic delay (p)
 - Effort delay (F)
 - Logical effort (g): intrinsic complexity of the gate
 - Electrical effort (h): load capacitance dependent
- To minimize the delay all stages should have the same effort (h)
- Ideal effort is 4
- Wires are modelled as RC
 - Most commonly just C for hand analysis

CS151 L15 LOGICAL EFFORT