


O



Logic: The study of the principles of reasoning. The 19th Century Mathematician, George Boole, developed a math. system (algebra) involving logic, Boolean Algebra. His variables took on TRUE, FALSE. Later Claude Shannon (father of information theory) showed (in his Master's thesis!) how to map Boolean Algebra to digital circuits.

Boolean Algebra Background


8

EECS151/251A L06 COMBINATIONAL LOGIC

http://hdl.handle.net/1721.1/11173

Nikolić, Fall 2021

8 Berkeley @090



Axioms of Boolean Algebra Axiom Dual Name $B = 0 \text{ if } B \neq 1$ $B = 1 \text{ if } B \neq 0$ Binary field $\overline{0} = 1$ $\overline{1} = 0$ NOT 0 • 0 = 0 1 + 1 = 1AND/OR 1 • 1 = 1 0 + 0 = 0AND/OR $0 \cdot 1 = 0 \cdot 1 = 0$ 1 + 0 = 0 + 1 = 1AND/OR In mathematical logic, axioms are given Anything else can be derived from these axioms Each axiom has a dual 10 Berkeley @000 EECS151/251A L06 COMBINATIONAL LOGIC Nikolić, Fall 2021

Boolean Operations

• Given two variables (A, B), 16 logic functions

Α	В	F_0	F_1	F_2	F_3	F_4	F_5	F_6	F ₇	<i>F</i> ₈	F 9	F_A	F_B	Fc	F_D	F_E	F_F
0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
0	1	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1
1	0	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1

EECS151/251A L06 COMBINATIONAL LOGIC

Nikolić Fall 202

11

Boolean Algebra Theorems


- Null elements, identities:
 - A+0=A, A•1=A
 - A+1=1, A•0=0
- Idempotency:
 - A+A=A, A•A=A
- Complements:
 - A+A'=1, A•A'=0
- Involution:
 - (A')' = A
- Commutativity:
 - A+B=B+A, A•B=B•A

- Associativity:
 - (A + B) + C = A + (B + C) = A + B + C
 - $(A \cdot B) \cdot C = A \cdot (B \cdot C) = A \cdot B \cdot C$
- Distributivity:
 - $A \cdot (B+C) = (A \cdot B) + (A \cdot C)$
 - $A + (B \cdot C) = (A + B) \cdot (A + C)$
- Covering:
 - $A \cdot (A+B) = A, A + (A \cdot B) = B$
- Consensus
 - $(A \cdot B) + (A' \cdot C) + (B \cdot C) = (A \cdot B) + (A' \cdot C)$

Literals are variables or their complements

Nikolić, Fall 2021





Proving Distributive Law $\bullet A \bullet (B+C) = (A \bullet B) + (A \bullet C)$ (B+C) (A•C) $(A \cdot B) + (A \cdot C)$ A • (B+C) (A•B) Berkeley ©000 Nikolić, Fall 2021 EECS151/251A LO6 COMBINATIONAL LOGIC

DeMorgan's Law

• Theorem for complementing a complex function.

$$(A + B)' = A' B'$$

=	9	
	٩	

$$(A B)' = A' + B'$$

Α	В	A'	В'	(A + B)'	A' B'
0	0				
0	1				
1	0				
1	1				

Α	В	A'	A'	(A B)'	A' + B'
0	0				
0	1				
1	0				
1	1				

EECS151/251A L06 COMBINATIONAL LOGIC

ikolić Fall 202

15 Berkeley @08

15

DeMorgan's Law

• Procedure for complementing a complex function.

$$(A + B)' = A' B'$$

$$(A B)' = A' + B'$$

Α	В	A'	В'	(A + B)'	A' B'
0	0	1	1	1	1
0	1	1	0	0	0
1	0	0	1	0	0
1	1	0	0	0	0

				_	
Α	В	A'	В'	(A B)'	A' + B'
0	0	1	1	1	1
0	1	1	0	1	1
1	0	0	1	1	1
1	1	0	0	0	0

EECS151/251A L06 COMBINATIONAL LOGIC

Nikolić, Fall 2021

16 Berkeley @ 96

Canonical Forms

- Two types:
 - Sum of Products (SOP)
 - Product of Sums (POS)
- Sum of Products
 - a.k.a Disjunctive normal form, minterm expansion
 - Minterm: a product (AND) involving all inputs
 - SOP: Summing minterms for which the output is True

Minterms	a	b	С	f	f′
a'b'c'	0	0	0	0	1
a'b'c'	0	0	1	0	1
a'b c'	0	1	0	0	1
a'b c	0	1	1	1	0
a b'c'	1	0	0	1	0
a b'c	1	0	1	1	0
a b c'	1	1	0	1	0
a b c	1	1	1	1	0

One product (and) term for each 1 in f: f = a'bc + ab'c' + ab'c + abc' + abcf' = a'b'c' + a'b'c + a'bc'

EECS151/251A LO6 COMBINATIONAL LOGIC

17 Berkeley @06

17

Sum of Products (cont.)

- Canonical Forms are usually not minimal:
- Example:

= a'b' + a'c'

a + a'b = a + b

· Recall distributive theorem a+bc = (a+b)(a+c)

EECS151/251A L06 COMBINATIONAL LOGIC

Nikolić, Fall 2021

18 Berkeley @000

Canonical Forms

- Two types:
 - Sum of Products (SOP)
 - Product of Sums (POS)
- Product of Sums:

EECS151/251A LO6 COMBINATIONAL LOGIC

- a.k.a. conjunctive normal form, maxterm expansion
- Maxterm: a sum (OR) involving all inputs
- POS: Product (AND) maxterms for which the output is FALSE
- Can obtain POSs from applying DeMorgan's law to the SOPs of F (and vice versa)

Maxterms	a	b	С	f	f′
a+b+c	0	0	0	0	1
a+b+c'	0	0	1	0	1
a+b′+c	0	1	0	0	1
a+b'+c'	0	1	1	1	0
a'+b+c	1	0	0	1	0
a'+b+c'	1	0	1	1	0
a'+b'+c	1	1	0	1	0
a'+b'+c'	1	1	1	1	0

One sum (or) term for each 0 in £:

f = (a+b+c)(a+b+c')(a+b'+c)

f' = (a+b'+c')(a'+b+c)(a'+b+c')(a'+b'+c)(a+b+c')

Nikolić, Fall 20

19 Berkeley © ®

19

Quiz

ullet Derive the product-of-sums form of \overline{Y} based on the truth table.

a)
$$\overline{Y} = (A + B)(A + \overline{B})$$

b)
$$\bar{Y} = A\bar{B} + AB$$


c)
$$\bar{Y} = \bar{A}\bar{B} + \bar{A}B$$

Α	В	Y	\overline{Y}
0	0	0	1
0	1	0	1
1	0	1	0
1	1	1	0

eecs151/251a l06 combinational logic

Nikolić, Fall 202

20 Berkeley @ 9



Example: Full Adder (FA) Carry out co = a'bc + ab'c + abc' + abc

= a'bc + ab'c + abc' + abc + abc= a'bc + abc + ab'c + abc' + abc

= (a' + a)bc + ab'c + abc' + abc = (a' + a)bc + ab'c + abc' + abc

= (1)bc + ab'c + abc' + abc

= bc + ab'c + abc' + abc + abc

= bc + ab'c + abc + abc' + abc

= bc + a(b' +b)c + abc' +abc

= bc + a(1)c + abc' + abc

= bc + ac + ab(c' + c)= bc + ac + ab(1)

= bc + ac + ab

0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

EECS151/251A L06 COMBINATIONAL LOGIC

Nikolić, Fall 202

Why do Boolean simplification?

- Minimize number of gates in circuit
 - Gates take area
- Minimize amount of wiring in circuit
 - Wiring takes space and is difficult to route
 - Physical gates have limited number of inputs
- Minimize number of gate levels
 - Faster is better
- How to systematically simplify Boolean logics?
 - Use tools!

23 Berkeley @0

23

Practical methods for Boolean simplification

- Still based on Boolean algebra, but more systematic
- 2-level simplification -> multilevel
- Key tool: The Uniting Theorem

$$ab' + ab = a (b' + b) = a (1) = a$$

$$f = ab' + ab = a(b'+b) = a$$


$$\boldsymbol{b}$$
 values change within rows


a values don't change

b is eliminated, a remains

EECS151/251A L06 COMBINATIONAL LOGIC








Karnaugh Map Method

- 1. Draw K-map of the appropriate number of variables.
- 2. Fill in map with function values from truth table.
- 3. Form groups of 1's.
 - $\sqrt{}$ Dimensions of groups must be even powers of two (1x1, 1x2, 1x4, ..., 2x2, 2x4, ...)
 - √ Form as large as possible groups and as few groups as possible.
 - √ Groups can overlap (this helps make larger groups)
 - √ Remember K-map is periodical in all dimensions (groups can cross over edges of map and continue on other side)
- 4. For each group write a product term.
 - The term includes the "constant" variables (use the uncomplemented variable for a constant 1 and complemented variable for constant 0)
- 5. Form Boolean expression as sum-of-products.

EECS151/251A L06 COMBINATIONAL LOGIC

EECS151/251A L06 COMBINATIONAL LOGIC

27



28

28 Berkeley @000

Nikolić, Fall 2021

Product-of-Sums Version

- 1. Form groups of 0's instead of 1's.
- 2. For each group write a sum term.
 - the term includes the "constant" variables (use the uncomplemented variable for a constant 0 and complemented variable for constant 1)
- 3. Form Boolean expression as product-of-sums.

	(ab)			
α		00	01	11	10
	00	1(0	0	1
	01	9	1	0	Ø
	11	1	1	1	1
	10	1	1	1	1

$$f = (b' + c + d)(a' + c + d')(b + c + d')$$

EECS151/251A LO6 COMBINATIONAL LOGIC

Nikolić, Fall 20:

29 Berkeley © S NC

29

Karnaugh Maps with Don't Cares

• Don't cares (x's) in the truth table can be either 0's or 1's

A	.B			
CD	00	01	11	10
00	1	1	х	1
01	1	0	х	1
11	1	1	х	Х
10	1	0	х	Х

EECS151/251A L06 COMBINATIONAL LOGIC

Nikolić, Fall 2021

30 Berkeley @ 96 6



__

Sequential logic

- Combinational logic:
 - Memoryless: the outputs only dependent on the current inputs.
- Sequential logic:
 - Memory: the outputs depend on both current and previous values of the inputs.
 - Distill the prior inputs into a smaller amount of information, i.e., states.
 - State: the information about a circuit
 - Influences the circuit's future behavior
 - Stored in Flip-flops and Latches
 - Finite State Machines:
 - Useful representation for designing sequential circuits
 - As with all sequential circuits: output depends on present and past inputs
 - We will first learn how to design by hand then how to implement in Verilog.



State

F (A,B,C,State)

