


# Caches (Review from 61C)


- Two Different Types of Locality:
  - Temporal locality (Locality in time): If an item is referenced, it tends to be referenced again soon.
  - Spatial locality (Locality in space): If an item is referenced, items whose addresses are close by tend to be referenced soon.
- By taking advantage of the principle of locality:
  - Present the user with as much memory as is available in the cheapest technology.
  - Provide access at the speed offered by the fastest technology.
- DRAM is slow but cheap and dense:
  - Good choice for presenting the user with a BIG memory system
- SRAM is fast but expensive and not as dense:
  - Good choice for providing the user FAST access time.


EECS151/251A L25 MEMORIES


Nikolić Fall 2021











## **Block Replacement Policy**

- Direct-Mapped Cache
  - index completely specifies position which position a block can go in on a miss
- N-Way Set Assoc
  - index specifies a set, but block can occupy any position within the set on a miss
- Fully Associative
  - block can be written into any position
- Question: if we have the choice, where should we write an incoming block?
  - If there's a valid bit off, write new block into first invalid.
  - If all are valid, pick a replacement policy
    - rule for which block gets "cached out" on a miss.

EECS151/251A L25 MEMORIES

Nikolić Fall 202



9

## Block Replacement Policy: LRU

- LRU (Least Recently Used)
  - Idea: cache out block which has been accessed (read or write) least recently
  - Pro: temporal locality -> recent past use implies likely future use: in fact, this is a very effective policy
  - Con: with 2-way set assoc, easy to keep track (one LRU bit); with 4-way or greater, requires more complicated hardware and more time to keep track of this

EECS151/251A L25 MEMORIES

Nikolić Fall 2021



#### Administrivia


- $\bullet$  Homework 10 posted on Friday, due 11/22
  - No homework during Thanksgiving
- Project checkpoints #2/#3 this week
- Next week:
  - Class lab and discussion on Monday
  - No classes/labs/discussions Tu and We


EECS151/251A L25 MEMORIES

Nikolić Fall 202

Berkeley @ S

11





FPGA Memories

EECS151/251A L25 MEMORIES

Nikolic Foll 2021

14 Berkeley 2023

## **Verilog RAM Specification**

```
//
// Single-Port RAM with Asynchronous Read
module ramBlock (clk, we, a, di, do);
    input clk;
                         // write enable
    input we;
    input [19:0] a;
                         // address
                        // data in
    input [7:0] di;
    output [7:0] do;
                       // data out
           [7:0] ram [1048575:0]; // 8x1Meg
    always @(posedge clk) begin
                                   // Sync write
        if (we)
            ram[a] <= di;
    assign do = ram[a];
                                   // Async read
endmodule
```

What do the synthesis tools do with this?

EECS151/251A L25 MEMORIES

Nikolić Fall 202

15 Berkeley @ SV NC

15

## Verilog Synthesis Notes (FPGAs)

- Block RAMS and LUT RAMS all exist as primitive library elements. However, it is much more convenient to **use inference**.
- Depending on how you write your Verilog, you will get either a collection of block RAMs, a collection of LUT RAMs, or a collection of flip-flops.
- The synthesizer uses size, and read style (sync versus async) to determine the best primitive type to use.
- It is possible to force mapping to a particular primitive by using synthesis directives.
   Ex: (\* ram\_style = "distributed" \*) reg myReg;
- The synthesizer has limited capabilities (eg., it can combine primitives for more depth and width, but is limited on porting options). Be careful, as you might not get what you want.
- See User Guide for examples.
- CORE generator memory block has an extensive set of parameters for explicitly instantiated RAM blocks.

EECS151/251A L25 MEMORIES

Nikolić Fall 2021

Berkeley @000

```
Inferring RAMs in Verilog (FPGA)

// 64X1 RAM implementation using distributed RAM

module ram64X1 (clk, we, d, addr, q);
input clk, we, d;
input [5:0] addr;
output q;

Verilog reg array used with
"always @ (posedge clk)
if (we)
temp[addr] <= d;
assign q = temp[addr];

endmodule

EECS151/251A L25 MEMORIES

Nikolić Fall 2021


17 Berkeley @@@@
```


```
Dual-read-port LUT RAM (FPGA)
           // Multiple-Port RAM Descriptions
           module v_rams_17 (clk, we, wa, ra1, ra2, di, do1, do2);
                input clk;
                input we;
                input [5:0] wa;
                input
                      [5:0] ra1;
               input [5:0] ra2;
                input [15:0] di;
                output [15:0] do1;
               output [15:0] do2;
                       [15:0] ram [63:0];
               reg
               always @(posedge clk)
               begin
                    if (we)
                        ram[wa] <= di;
                end
                                                     Multiple reference to same
                assign do1 = ram[ra1];
                                                            array.
                assign do2 = ram[ra2];
           endmodule
                                                                            18 Berkeley 6000
EECS151/251A L25 MEMORIES
                                                              Nikolić Fall 2021
```


```
Block RAM Inference (FPGA)
          // Single-Port RAM with Synchronous Read
         module v rams 07 (clk, we, a, di, do);
              input clk;
              input we;
              input [5:0] a;
              input [15:0] di;
              output [15:0] do;
                      [15:0] ram [63:0];
              reg
                      [5:0] read a;
              always @(posedge clk) begin
                  if (we)
                       ram[a] <= di;
                                                 Synchronous read (registered
                                           -----read address) infers Block RAM
                  read_a <= a;
              assign do = ram[read a];
          endmodule
                                                                     19 Berkeley @06
EECS151/251A L25 MEMORIES
```


```
FPGA Block RAM initialization (FPGA)
         module RAMB4_S4 (data_out, ADDR, data_in, CLK, WE);
            output[3:0] data_out;
            input [2:0] ADDR;
            input [3:0] data_in;
            input CLK, WE;
            reg [3:0] mem [7:0];
            reg [3:0] read_addr;
            initial
                                                        "data.dat" contains initial RAM contents, it gets
               begin
                                                        put into the bitfile and loaded at configuration
                $readmemb("data.dat", mem);
                                                                        time.
               end
                                                             (Remake bits to change contents)
            always@(posedge CLK)
               read addr <= ADDR;
            assign data out = mem[read addr];
            always @(posedge CLK)
               if (WE) mem[ADDR] = data in;
             endmodule
                                                                                     20 Berkeley @000
                                                                      Nikolić Fall 2021
EECS151/251A L25 MEMORIES
```

















































































NOR Flash Read


Word line
Source line
V<sub>1</sub> on V<sub>2</sub> off V<sub>2</sub> read


Unit Cell


EECS151/251A L25 MEMORIES


So Berkeley © 0330


























## Summary

- Multiple cache levels make memory appear both fast and big
- Direct mapped and set-associative cache
- Memory compilers generate SRAM blocks
- Several options for memory on FPGAs: Distributed, BlockRAM, UltraRAM
- Many more bits stored in DRAM and Flash
- Flash
  - Single-level vs multi-level
  - Read and Write Flash Cell
  - NAND vs NOR

EECS151/251A L25 MEMORIES

Nikolić Fall 202

