# **EECS151: Introduction to Digital Design and ICs**

# Lecture 19 - Multipliers, Shifters


# **Bora Nikolić**

Space Jam: Efforts Launched to Corral Orbital Junk

October 28, 2021, ETlimes - The quickening pace of satellite launches into low-earth orbit for applications such as global internet coverage is creating a growing space congestion and debris problem. Satellite operators are now required to include additional propellent to de-orbit satellites once their lifetime expires.







Berkeley @000

#### Review

#### Adders

- Carry is in the adder critical path
- Mirror adders cells are commonly found in libraries
- Ripple-carry adder is the least complex, lowest energy
- ullet Carry-bypass, carry-select are usually faster than ripple-carry for bitwidths > 8

#### Multipliers

• Shift-and-add is the most compact





#### **Multipliers**

Berkeley ⊚000

# "Shift and Add" Multiplier

#### Signed Multiplication:

Remember for 2's complement numbers MSB has negative weight:

$$X = \sum_{i=0}^{N-2} x_i 2^i - x_{n-1} 2^{n-1}$$

ex: 
$$-6 = 11010_2 = 0 \cdot 2^0 + 1 \cdot 2^1 + 0 \cdot 2^2 + 1 \cdot 2^3 - 1 \cdot 2^4$$
  
= 0 + 2 + 0 + 8 - 16 = -6

- Therefore for multiplication:
  - a) subtract final partial product
  - b) sign-extend partial products
- Modifications to shift & add circuit:
  - a) adder/subtractor
  - b) sign-extender on P shifter register



EECS151 L19 MULTIPLIERS



# Convince yourself

• What's -3 x 5?

1101 x 0101



Parallel (Array) Multiplier

#### Unsigned Parallel Multiplier


Berkeley @000

EECS151 L19 MULTIPLIERS


EECS151 L19 MULTIPLIERS



Berkeley @000







#### Carry-Save Addition

- Speeding up multiplication is a matter of speeding up the summing of the partial products.
- "Carry-save" addition can help.
- Carry-save addition passes (saves) the carries to the output, rather than propagating them.

ition can help. 
$$+ 2_{10} \underbrace{0010}_{\text{con passes (saves) the}}_{\text{con passes (saves) the}} + 2_{10} \underbrace{0010}_{\text{con passes (saves) the}}_{\text{conversave add}} + 3_{10} \underbrace{0011}_{\text{con passes (saves) the}}_{\text{conversave add}} + 3_{10} \underbrace{0011}_{\text{con passes (saves) the}}_{\text{conversave add}} + 3_{10} \underbrace{0011}_{\text{con passes (saves) the}}_{\text{conversave add}}$$

Example: sum three numbers.


3<sub>10</sub> 0011

 $3_{10} = 0011, 2_{10} = 0010, 3_{10} = 0011$ 

- In general, carry-save addition takes in 3 numbers and produces 2: "3:2 compressor":
- Whereas, carry-propagate takes 2 and produces 1.
- With this technique, we can avoid carry propagation until final addition


Berkeley @000

#### Carry-Save Circuits




- When adding sets of numbers, carry-save can be used on all but the final sum.
- Standard adder (carry propagate) is used for final sum.
- Carry-save is fast (no carry propagation) and inexpensive (full adders)

EECS151 L19 MULTIPLIERS







# Array Multiplier Using Carry-Save Addition



Carry-Save Addition



CSA is associative and commutative. For example:




- A balanced tree can be used to reduce the logic delay
- It doesn't matter where you add the carries and sums, as long as you eventually do add them
  - This structure is the basis of the Wallace Tree Multiplier
- Partial products are summed with the CSA tree. Fast adder (ex: CLA) is used for final sum
- Multiplier delay  $\alpha \log_{3/2} N + \log_2 N$


## Berkeley @000

## Wallace-Tree Multiplier

• Reduce the partial products in logic stages - 4 x 4 example



# Wallace-Tree Multiplier




Note: Wallace tree is often slower than an array multiplier in FPGAs (which have optimized carry chains)

EECS151 L19 MULTIPLIERS

14 Berkeley 0000

#### Increasing Throughput: Pipelining

- ullet Multipliers have a long critical path: PP generation o reduction tree o final adder
  - Often pipelined before final adder (2x flip-flops for carry-save)



## Administrivia

- Homework 8 due this week
  - In scope for midterm
- All labs need to be checked off by today!
- Project checkpoint 2 next week
- Midterm 2 is on November 4 at 7pm
  - Review session tomorrow
  - Up to today's lecture
  - 1 page of notes allowed



## **Booth Recoding**

#### Booth Recoding: Motivation

How many non-zero partial products (out of N)?

- N, if B = 000...0
- 0, if B = 111...1
- $\nearrow$  N/2 on the average

Berkeley @000

# olić Fall 2021 18 Berkeley @@@@

#### Booth Recoding: Main Idea

- Encode ...0111100... patterns:
  - 1111 =  $2^3 + 2^2 + 2^1 + 2^0 = 2^4 2^0$
  - Only two non-zero numbers, but needs to represent +1 and -1
- Encoding method:
  - $^{\bullet}$  Encode pairs of bits, by looking at a window of three bits, from LSB
    - 000 is a middle of string of 0's
    - 001, 011 are the beginnings of a string of 1's
    - 010 is an isolated 1
    - 100, 110 are ends of a string of 1's
    - 101 is the end of one string of 1's and the beginning of the next
    - 111 is the middle of a string of 1's
  - Worst case: ...010101... exactly a half of non-zero partial products


L19 MULTIPLIERS

Naulz Faul 2021

19 Berkeley 6060

## Booth Recoding: Higher-radix multiplier

Idea: If we could use, say, 2 bits of the multiplier in generating each partial product we would halve the number of columns and speed it up!



## Booth recoding

(On-the-fly canonical signed digit encoding!)

current bit pair from previous bit pair

* *		¥				
$B_{K+1}$	$B_K$	$B_{K-1}$	action		D *4	- 0*4 . 0
0	0	0	add 0			$= 0*A \rightarrow 0$ $= 1*A \rightarrow A$
0	0	1	add A			$= 1^{\circ}A \rightarrow A$ $= 2^{\circ}A \rightarrow 2A$
0	1	0	add A			$= 3*A \rightarrow 4A - A$
0	1	1	add 2*A			
1	0	0	sub 2*A			
1	0	1	sub A	<b>—</b>	-2*A+A	
1	1	0	sub A			
1	1	1	add 0	<b>—</b>		

#### Example

• Compression tree needs to support subtraction

	0111		A
x	1010		В
-	-01110	10(0)	-2A
-00	111	101	-A
+011	.1	001	+A
010	000110		



A Walther WSR160 arithmometer (from Wikipedia)

Nikolić Fall 2021




#### **Booth Recoding Notes**


- Key advantage: Reduces the number of partial products
  - Compression tree depth becomes  $log_{3/2}[N/2]$
  - Partial product generation is slightly more complex than a NAND2
- Useful for larger multipliers
  - And some very creative solutions for repeated multiplications (FIR filters, etc)



EECS151 L19 MULTIPLIERS

Signed Multipliers





Berkeley ⊚000

#### Multiplication in Verilog

You can use the "\*" operator to multiply two numbers:

wire [9:0] a,b; wire [19:0] result = a\*b; // unsigned multiplication!

If you want Verilog to treat your operands as signed two's complement numbers, add the keyword signed to your wire or reg declaration:

wire signed [9:0] a,b; wire signed [19:0] result = a\*b; // signed multiplication!

Remember: unlike addition and subtraction, you need different circuitry if your multiplication operands are signed vs. unsigned. Same is true of the >>> (arithmetic right shift) operator. To get signed operations all operands must be signed.

wire signed [9:0] a; wire [9:0] b wire signed [19:0] result = a\*\$signed(b);

To make a signed constant: 10'sh37C



#### Multiplication with a Constant

#### 29 Berkeley ©000 EECS151 L19 MULTIPLIERS

EECS151 L19 MULTIPLIERS

#### Berkeley ©000

#### Constant Multiplication

- Our multiplier circuits so far has assumed both the multiplicand (A) and the multiplier (B) can vary at runtime.
- What if one of the two is a constant?

$$Y = C * X$$

• "Constant Coefficient" multiplication comes up often in signal processing. Ex:

$$y_i = \alpha y_{i-1} + x_i$$




where  $\, \alpha \,$  is an application-dependent constant that is hard-wired into the circuit.

· How do we build and array style (combinational) multiplier that takes advantage of a constant operand?

#### Multiplication by a Constant

- $\bullet$  If the constant C in C\*X is a power of 2, then the multiplication is simply a shift of X.
- Ex: 4\*X



What about division?

EECS151 L19 MULTIPLIERS

• What about multiplication by non- powers of 2?






Berkeley @000

#### Multiplication by a Constant

- In general, a combination of fixed shifts and addition:
  - Ex:  $6*X = 0110 * X = (2^2 + 2^1)*X = 2^2 X + 2^1 X$



Details:




EECS151 L19 MULTIPLIERS

# 33 Berkeley ⊚090

## Multiplication by a Constant

• Another example: C = 23<sub>10</sub> = 010111



- In general, the number of additions equals one less than the number of 1's in the
  constant.
- Using carry-save adders (for all but one of these) helps reduce the delay and cost, and using trees helps with delay, but the number of adders is still the number of 1's in C minus 2.
- Is there a way to further reduce the number of adders (and thus the cost and delay)?

FEODARA I AO MINI TIRI IERO

NUL-114 E-11 0004




# Multiplication using Subtraction

- Subtraction is the same cost and delay as addition.
- Consider C\*X where C is the constant value 15<sub>10</sub> = 01111.
   C\*X requires 3 additions.
- We can "recode" 15

from 01111 = 
$$(2^3 + 2^2 + 2^1 + 2^0)$$
  
to 10001 =  $(2^4 - \overline{2}^0)$ 

where  $\overline{1}$  means negative weight.

- Therefore, 15\*X can be implemented with only one subtractor.
  - Remember Booth encoding



ECS151 L19 MULTIPLIERS

Nikolić Fall 2021

35 Berkeley ⊚000

#### Canonic Signed Digit Representation

- CSD represents numbers using 1, 1, & 0 with the least possible number of non-zero digits.
  - Strings of 2 or more non-zero digits are replaced with a 1000...1.
  - Leads to a unique representation.
- To form CSD representation might take 2 passes:
  - First pass: replace all occurrences of 2 or more 1's:

01..10 by 10..<u>T</u>0

• Second pass: same as above, plus replace  $01\overline{10}$  with 0010 and  $0\overline{1}10$  with  $00\overline{1}0$ 

• Examples: 0010111 = 23 0110110 = 54 0011001 = 29 100 $\overline{1}$ 010 $\overline{1}$ 010 $\overline{1}$ 0 = 32 - 4 + 1 010 $\overline{1}$ 00 = 32 - 8 - 1 100 $\overline{1}$ 00 = 64 - 8 - 2

• Can we further simplify the multiplier circuits?


EECS151 L19 MULTIPLIERS

Nikolić Fall 2021




#### (K) Constant Coefficient Multiplication (KCM)


Binary multiplier:  $Y = 231*X = (2^7 + 2^6 + 2^5 + 2^2 + 2^1 + 2^0)*X$ 



- CSD helps, but the multipliers are limited to shifts followed by adds.
- CSD multiplier:  $Y = 231*X = (2^8_{x} 2^5 + 2^3 2^0)*X$



- How about shift/add/shift/add ...?
  - KCM multiplier: Y = 231\*X = 7\*33\*X = (2<sup>3</sup> 2<sup>0</sup>)\*(2<sup>5</sup> + 2<sup>0</sup>)\*X



- No simple algorithm exists to determine the optimal KCM representation.
- Most use exhaustive search method.

EECS151 L19 MULTIPLIERS

http://www.andraka.com/multipli.php




Shifters and Rotators

EECS151 L19 MULTIPLIERS

Nikolić Fall 2021




# Fixed Shifters / Rotators Defined




#### Variable Shifters / Rotators


- Example: X >> S, where S is unknown at design time.
- Uses: Shift instruction in processors, floating-point arithmetic, division/multiplication by powers of 2, etc.
- One way to build this is a simple shift-register:
  - a) Load word, b) shift enable for S cycles, c) read word.



- Worst case delay O(N), not good for processor design.
- Can we do it in O(logN) time and fit it in one cycle?

EECS151 L19 MULTIPLIERS





Review

• Final adder

EECS151 L19 MULTIPLIERS

• Binary multipliers have three blocks:

• Multipliers are often pipelined

• Often require customization

• Partial-product generation (NAND or Booth)

• Partial-product compression (ripple-carry array, CSA or Wallace)


• Shifters and crossbars are common building blocks in digital systems

Berkeley 6000

• Constant multipliers can be optimized for size/speed

43 Berkeley ⊚000

Berkeley ©000



EECS151 L19 MULTIPLIERS

51 L19 MULTIPLIERS