

Review

- Electronic systems can be realized by using embedded processors, FPGAs and ASICs
- Verilog is a common design entry for synthesis
- Design flows for FPGAs and ASICs differ
 - But also have similarities
 - LA labs: ASIC
 - LB labs: FPGA

EECS151/251A LO4 VERILOG II

2 Berkeley @ 99



Verilog Introduction

- A module definition describes a component in a circuit
- Two ways to describe module contents:
 - Structural Verilog
 - List of sub-components and how they are connected
 - Just like schematics, but using text
 - tedious to write, hard to decode
 - You get precise control over circuit details
 - May be necessary to map to special resources of the FPGA/ASIC
 - Behavioral Verilog
 - Describe what a component does, not how it does it
 - Synthesized into a circuit that has this behavior
 - Result is only as good as the tools
- Build up a hierarchy of modules. Top-level module is your entire design (or the environment to test your design).


EECS151/251A LO4 VERILOG II

4 Berkeley @ 96


Logic Synthesis

EECS151/251A L04 VERILOG II

- Verilog and VHDL started out as simulation languages but soon programs were written to automatically convert Verilog code into low-level circuit descriptions (netlists)
- Synthesis converts Verilog (or other HDL) descriptions to a logic mapping by using technology-specific primitives:
 - For FPGA: LUTs, flip-flops, and BRAMs
 - For ASICs: standard cells and memory macros
- In addition, synthesis algorithms optimize the implementation for delay and power




5





```
Structural Model - XOR example
                                          module name
         module xor_gate ( out, a, b );
                          a, b;
            input
                                                        port declarations
            output
                          out;
                                                       internal signal declarations
            wire
                          aBar, bBar, t1, t2;
        Built-in gates
            not invA (aBar, a);
            not invB (bBar, b);
            and and1 (t1, a, bBar);
            and and2 (t2, b, aBar);
                 or1 (out, t1, t2);
          endmodule
                                     Interconnections (note output is first)
                     Instance name
    • Notes:
       • The instantiated gates are not "executed". They are active always.
       • xor gate already exists as a built-in (so really no need to define it).
       • Undeclared variables assumed to be wires. Don't let this happen to you!
                                                                             Berkeley @090
EECS151/251A L04 VERILOG II
```



```
Instantiation, Signal Array, Named ports
                              select[1]
                                                         /* 2-input multiplexor in gates */
                                                        module mux2 (in0, in1, select, out);
                              select[0]
                                                           input in0,in1,select;
                                                           output out;
                                                           wire s0,w0,w1;
                                                           not (s0, select);
            in2
                                                           and (w0, s0, in0),
                                                               (w1, select, in1);
                                                           or (out, w0, w1);
                                                         endmodule // mux2
         a) 4-input mux symbol
                          b) 4-input mux implemented with 2-input muxes
        module mux4 (in0, in1, in2, in3, select, out);
        input in0,in1,in2,in3;
        input [1:0] select; Signal array. Declares select[1], select[0]
        output out;
                                      Named ports. Highly recommended.
        wire w0,w1;
          mux2
             m0 (.select(select[0]), .in(0(in(0)), .in(1(in(1)), .out(w(0))),
             m1 (.select(select[0]), .in0(in2), .in1(in3), .out(w1)),
             m3 (.select(select[1]), .in0(w0), .in1(w1), .out(out));
        endmodule // mux4
                                                                                    10 Berkeley @090
EECS151/251A L04 VERILOG II
```

Aside: Netlists

- Netlist is a description of the connectivity of an electronic circuit
 - Netlist consists of a list of components in a circuit and a list of the nodes they are connected to. A wire (net) connects two or more components
- Structural Verilog is one form of describing a netlist
- Most common netlist format is EDIF (Electronic Design Exchange Format)
 - Established in 1985, still in use

EECS151/251A L04 VERILOG II

Berkeley © ® ®

11

Administrivia


- Lab 2 this week
 - Lab 3 starts next week
- Homework 1 due this Friday.
- Homework 2 out this Thursday.
 - More involved!

EECS151/251A LO4 VERILOG II

Berkeley @@@@



Simple Behavioral Model module foo (out, in1, in2); in1, in2; input output out; "continuous assignment" Connects out to be the logical "and" assign out = in1 & in2; of in1 and in2. endmodule Short-hand for explicit instantiation of bit-wise "and" gate (in this case). The assignment continuously happens, therefore any change on the RHS is reflected in out immediately (except for the small delay associated with the implementation of the practical &). Not like an assignment in C that takes place when the program counter gets to that place in the Berkeley @000 EECS151/251A L04 VERILOG II




Verilog Operators Verilog Operator **Functional Group** Name () bit-select or part-select Values () parenthesis Logical Bit-wise Reduction Reduction Reduction Reduction logical negation greater than greater than or equal to less than less than or equal to negation reduction AND reduction OR reduction NAND reduction NOR Logic '0' or false Logic '1' or true logical equality logical inequality reduction XOR reduction XNOR Don't care or unknown value case equality case inequality High impedance state Arithmetic Arithmetic & bit wise AND Bit-wise {} Concatenation bit-wise XOR bit-wise XNOR ^~ or ~/ {{ }}} replication Replication bit-wise OR Bit-wise Arithmetic Arithmetic Arithmetic multiply divide modulus && logical AND Logical 11 logical OR Logical binary plus binary minus conditional Conditional Berkeley @000 EECS151/251A L04 VERILOG II

Berkeley @06

Verilog Numbers Constants: 14 ordinary decimal number -14 2's complement representation 12'b0000_0100_0110 binary number ("_" is ignored) 12'h046 hexadecimal number with 12 bits Signal Values: By default, values are unsigned e.g., C[4:0] = A[3:0] + B[3:0]; if A = 0110 (6) and B = 1010(-6) C = 10000 (not 00000) i.e., B is zero-padded, not sign-extended wire signed [31:0] x; Declares a signed (2's complement) signal array.

17

EECS151/251A L04 VERILOG II



```
Continuous Assignment Examples
                                                        wire [3:0] A, X,Y,R,Z;
                                                        wire [7:0] P;
                 assign R = X \mid (Y \& \sim Z);
                                                        wire r, a, cout, cin;
                 assign r = &X; reduction
                                                    use of bit-wise Boolean operators
                                        operator
                 assign R = (a == 1'b0) ? X : Y; 	conditional operator
                 assign P = 8'hff; example constants
                 assign P = X * Y; arithmetic operators (use with care!)
                 assign P[7:0] = \{4\{X[3]\}, X[3:0]\}; \leftarrow (ex: sign-extension)
                 assign {cout, R_1^{\frac{1}{2}} = X + Y + cin; bit field concatenation
                 assign Y = A << 2; ← bit shift operator
                 assign Y = \{A[1], A[0], 1'b0, 1'b0\}; \leftarrow \text{equivalent bit shift}
                                                                                      Berkeley @0
        EECS151/251A L04 VERILOG II
19
```

Non-Continuous Assignments A bit unusual from a hardware specification point of view. Shows off Verilog roots as a simulation language. "always" block example: module and or gate (out, in1, in2, in3); input in1, in2, in3; output out; "reg" type declaration. Not really a register reg out; in this case. Just a Verilog idiosyncrasy. always @(in1 or in2 or in3) begin out = (in1 & in2) | in3; "sensitivity" list, end triggers the action in the body. endmodule - brackets multiple statements (not necessary in this example). lsn't this just: assign out = (in1 & in2) | in3;? Why bother? Berkeley @06 EECS151/251A L04 VERILOG II

```
Always Blocks
        Always blocks give us some constructs that are impossible or awkward
                            in continuous assignments.
      case statement example:
       module mux4 (in0, in1, in2, in3, select, out);
           input in0,in1,in2,in3;
           input [1:0] select;
           output
                         out;
                         out;
           reg
          always @ (in0 in1 in2 in3 select)
          case (select)
            2 b00: out=in0;
      keyword 2'b01: out=in1;
                                              The statement(s) corresponding
                                              to whichever constant matches
              2'b10: out=in2;
                                                     "select" get applied.
              2'b11: out=in3;
           endcase
       endmodule // mux4
                    Couldn't we just do this with nested "if"s?
                                                Well yes and no!
                                                                        Berkeley @c
EECS151/251A L04 VERILOG II
```

Always Blocks Nested if-else example: module mux4 (in0, in1, in2, in3, select, out); input in0,in1,in2,in3; input [1:0] select; output out; req out; always @ (in0 in1 in2 in3 select) if (select == 2'b00) out=in0; else if (select == 2'b01) out=in1; else if (select == 2'b10) out=in2; else out=in3; endmodule // mux4 Nested if structure leads to "priority logic" structure, with different delays for different inputs (in3 to out delay > than in0 to out delay). Case version treats all inputs the same. Berkeley @06 EECS151/251A L04 VERILOG II

Verilog and SystemVerilog Data Types

Verilog nets

reg - can 'hold' a value. Often,
but not always represents
registers

LHS of signals assigned within 'always' statement

wire — cannot hold a value, has to be driven. Represents connections.

LHS of signals assigned outside 'always' statements (continuous assignment)

SystemVerilog

logic - generic data type

net - can have multiple

drivers

EECS151/251A L04 VERILOG II


23 Berkeley © S S

23

```
Review - Ripple-Carry Adder Example
     module FullAdder(a, b, ci, r, co);
        input a, b, ci;
output r, co;
        assign r = a ^ b ^ ci;
       assign co = a&ci + a&b + b&cin;
     endmodule
     module Adder(A, B, R);
       input [3:0] A;
       input [3:0] B;
       output [4:0] R;
       wire c1, c2, c3;
       FullAdder
       add0(.a(A[0]), .b(B[0]), .ci(1'b0), .co(c1),
       add1(.a(A[1]), .b(B[1]), .ci(c1),
                                             .co(c2),
                                                        .r(R[1])),
       add2(.a(A[2]), .b(B[2]), .ci(c2),
                                             .co(c3),
                                                        .r(R[2])),
       add3(.a(A[3]), .b(B[3]), .ci(c3),
                                            .co(R[4]), .r(R[3]));
     endmodule
                                                                              Berkeley @08
EECS151/251A L04 VERILOG II
```

```
Example - Ripple Adder Generator
Parameters give us a way to generalize our designs. A module becomes a "generator" for
different variations. Enables design/module reuse. Can simplify testing.
                                Declare a parameter with default value.
      module Adder(A, B, R);
                                Note: this is not a port. Acts like a "synthesis-time" constant.
        parameter N = 4;
input [N-1:0] A;
                           Replace all occurrences of "4" with "N".
        input [N-1:0] B;
        output [N:0] R; variable exists only in the specification - not in the final circuit.
                                   Keyword that denotes synthesis-time operations
                                      For-loop creates instances (with unique names)
        generate
          for (i=0; i< N; i=i+1) begin:bit
            \label{eq:full-Adder} \mbox{ Full-Adder add(.a(A[i], .b(B[i]), .ci(C[i]), .co(C[i+1]), .r(R[i]));}
        endgenerate
                                        Adder adder4 ( ... );
                                                                  Overwrite parameter
        assign C[0] = 1'b0;
                                         Adder #(.N(64))
                                                                   N at instantiation.
        assign R[N] = C[N];
                                         adder64 ( ... );
      endmodule
                                                                                       Berkeley @0
EECS151/251A L04 VERILOG II
```

More on Generate Loop Permits variable declarations, modules, user defined primitives, gate primitives, continuous assignments, initial blocks and always blocks to be instantiated multiple times using a for-loop. // Gray-code to binary-code converter module gray2bin1 (bin, gray); variable exists only in parameter SIZE = 8; the specification - not in output [SIZE-1:0] bin; the final circuit. input [SIZE-1:0] gray; **Keywords that denotes** genvar i; synthesis-time operations generate for (i=0; i<SIZE; i=i+1) For-loop creates instances of assignments assign bin[i] = ^gray[SIZE-1:i]; Loop must have end endgenerate constant bounds endmodule generate if-else-if based on an expression that is deterministic at the time the design is synthesized. generate case: selecting case expression must be deterministic at the time the design is synthesized. Berkeley @06 EECS151/251A L04 VERILOG II



Module Definitions 2-to-1 MUX 3-to-1 MUX module mux32three(i0,i1,i2,sel,out); module mux32two(i0,i1,sel,out); input [31:0] i0,i1,i2; input [1:0] sel; output [31:0] out; reg [31:0] out; input [31:0] i0,i1; output [31:0] out; assign out = sel ? i1 : i0; always @ (i0 or i1 or i2 or sel) endmodule begin case (sel) 2'b00: out = i0; 2'b01: out = i1; 2'b10: out = i2; 32-bit Adder module add32(i0,i1,sum); input [31:0] i0,i1;
output [31:0] sum; default: out = 32'bx; endcase endmodule assign sum = i0 + i1; endmodule 16-bit Multiplier 32-bit Subtractor module mul16(i0,i1,prod); module sub32(i0,i1,diff); input [15:0] i0,i1;
output [31:0] prod; input [31:0] i0,i1; output [31:0] diff; // this is a magnitude multiplier
// signed arithmetic later
assign prod = i0 * i1; assign diff = i0 - i1; endmodule endmodule Berkeley @000 EECS151/251A L04 VERILOG II

