



## Review • RISC-V ISA • Open, with increasing adoption • RISC-V processor • A large state machine • Datapath + control • Reviewed R-, I-, S-format instructions and corresponding datapath elements



\_



Δ

## **B-Format - RISC-V Conditional Branches**

- E.g., BEQ x1, x2, Label
- Branches read two registers but don't write a register (similar to stores)
- How to encode label, i.e., where to branch to?

EECS151 L09 PIPELINING

Nikolić, Fall 202



5


## RISC-V Feature, $n \times 16$ -bit instructions


- Extensions to RISC-V base ISA support 16-bit compressed instructions and also variable-length instructions that are multiples of 16-bits in length
- To enable this, RISC-V scales the branch offset by 2 bytes even when there are no 16-bit instructions
- Reduces branch reach by half and means that  $\frac{1}{2}$  of possible targets will be errors on RISC-V processors that only support 32-bit instructions (as used in this class)
- $^{ullet}$  RISC-V conditional branches can only reach  $\pm~2^{10} imes~32$ -bit instructions on either side of PC


EECS151 L09 PIPELINING


Nikolić, Fall 2021














To Add Branches

• Different change to the state:


• PC = 
$$\begin{bmatrix} PC + 4 \\ PC + immediate \end{bmatrix}$$
 branch not taken


- Six branch instructions: BEQ, BNE, BLT, BGE, BLTU, BGEU
- Need to compute PC + immediate and to compare values of rs1
   and rs2
  - Need another add/sub unit

EECS151 L09 PIPELINING


Nikolić, Fall 2021


Berkeley @@@@







	All RISC	-V Brancl	h Instructio	ons			
	imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ <sup>○</sup>
	imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE
	imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT
	imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE
	imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU
	imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU
0	0						0
	EECS151 L09 PIPELININ				Nikolić, Fa	112021 15 <b>Ber</b>	keley @080








J-Format for Jump Instructions 20 imm[20] imm[10:1] imm[11] imm[19:12] rdopcode 10 offset[20:1] dest JAL • JAL saves PC+4 in register rd (the return address) • Assembler "j" jump is pseudo-instruction, uses JAL but sets rd=x0 to discard return address • Set PC = PC + offset (PC-relative jump) • Target somewhere within  $\pm 2^{19}$  locations, 2 bytes apart • ±2<sup>18</sup> 32-bit instructions Immediate encoding optimized similarly to branch instruction to reduce hardware cost Berkeley 6000 EECS151 L09 PIPELINING Nikolić, Fall 2021












































Add the csrrw! DataD Reg[rs1] Inst[11:7] Inst[19:15] inst Inst[24:20] AddrB DataB IMEM **DMEM** Inst Reg[rs2] [31:7] Imm. Gen Imm[31:0] Bsel ALUSel MemRW LdU WBSel Inst[31:0] ImmSel RegWEn BrUn BrLT Asel **Control logic** BrEq Berkeley @@®@ Nikolić, Fall 2021 EECS151 L09 PIPELINING














Inst[31:0]	BrEq	BrLT	PCSel	ImmSel	BrUn	ASel	BSel	ALUSel	MemRW	RegWEn	WBSel
add	*	*	+4	*	*	Reg	Reg	Add	Read	1	ALU
sub	*	*	+4	*	*	Reg	Reg	Sub	Read	1	ALU
(R-R Op)	*	*	+4	*	*	Reg	Reg	(Op)	Read	1	ALU
1 27								(-)			
addi	*	*	+4	1	*	Reg	Imm	Add	Read	1	ALU
1w	*	*	+4	1	*	Reg	Imm	Add	Read	1	Mem
sw	*	*	+4	S	*	Reg	Imm	Add	Write	0	*
beq	0	*	+4	В	*	PC	Imm	Add	Read	0	*
beq	1	*	ALU	В	*	PC	Imm	Add	Read	0	*
bne	0	*	ALU	В	*	PC	Imm	Add	Read	0	*
bne	1	*	+4	В	*	PC	Imm	Add	Read	0	*
blt	*	1	ALU	В	0	PC	Imm	Add	Read	0	*
bltu	*	1	ALU	В	1	PC	Imm	Add	Read	0	*
jalr	*	*	ALU	1	*	Reg	Imm	Add	Read	1	PC+4
jal	*	*	ALU	J	*	PC	Imm	Add	Read	1	PC+4
auipc	*	*	+4	U	*	PC	Imm	Add	Read	1	ALU
































**Pipelined Control**  Control signals derived from instruction • As in single-cycle implementation • Information is stored in pipeline registers for use by later stages WB Instruction Control М WB WB IF/ID ID/EX EX/MEM MEM/WB 52 Berkeley @080 EECS151 L09 PIPELINING Nikolić, Fall 2021

## Summary

- RISC-V ISA
  - Completed the datapath with B-, J-, U-instructions
- Control
  - Can be implemented as a ROM while prototyping
  - Synthesized as custom logic
- Pipelining to increase throughput
  - 5-stage pipeline example

EECS151 L09 PIPELINING

Nikolić, Fall 202

Berkeley © S