



State Elements in Verilog Always blocks are the only way to specify the "behavior" of state elements. Synthesis tools will turn state element behaviors into state element instances. D-flip-flop with synchronous set and reset example: module dff(q, d, clk, set, rst); input d, clk, set, rst; output q; keyword reg q; "always @ (posedge clk)" is key to always @ (posedge clk) flip-flop inference. if (rst) $q \le 1'b0;$ set else if (set) This gives priority to reset q <= 1'b1; over set and set over d. else $q \le d;$ On FPGAs, maps to native flip-flop. endmodule Unlike logic gates, there are no primitive flip-flops in Verilog. Although, it is possible to instantiate FPGA or standard-cell specific flip-flops. 10 Berkeley @080 EECS151/251A L05 VERILOG III





Importance of the Sensitivity List

 The use of posedge and negedge makes an always block sequential (edgetriggered)

```
D-Register with synchronous clear

module dff_sync_clear(
    input d, clearb, clock,
    output reg q);

always @(posedge clock)
    begin
    if (!clearb) q <= 1'b0;
    else q <= d;
    end
endmodule

always block entered only at each

D-Register with asynchronous clear

module dff_async_clear(
    input d, clearb, clock,
    output reg q);

always @(negedge clearb or posedge clock)
    begin
    if (!clearb) q <= 1'b0;
    else q <= d;
    end
endmodule

always block entered immediately when (active-
```

low) clearb is asserted

Note: The following is incorrect syntax: always @(clear or negedge clock)

If one signal in the sensitivity list uses posedge/negedge, then all signals must.

positive clock edge

Assign any signal or variable from <u>only one</u> always block.
 Be wary of race conditions: always blocks with same trigger execute concurrently...

EECS151/251A L05 VERILOG III

Berkeley @08@

13

Blocking vs. Nonblocking Assignments

- Verilog supports two types of assignments within always blocks, with subtly different behaviors.
 - □ Blocking assignment (=): evaluation and assignment are immediate


□ Nonblocking assignment (<=): all assignments deferred to end of simulation time step after <u>all</u> right-hand sides have been evaluated (even those in other active <u>always</u> blocks)

```
always \emptyset(*) begin x \le a \mid b; // 1. evaluate a \mid b, but defer assignment to x y \le a \land b \land c; // 2. evaluate a \land b \land c, but defer assignment to y z \le b \land c; // 3. evaluate b \land c; but defer assignment to z \not / 4. end of time step: assign new values to x, y and z end
```


Sometimes, as above, both produce the same result. Sometimes, not!

EECS151/251A L05 VERILOG III





Use Nonblocking for Sequential Logic always @(posedge clk) begin
 q1 <= in;</pre> always @(posedge clk) begin q1 = in; q2 = q1; q2 <= q1; // uses old q2 out $\leq q2;$ out = q2; // uses new q2 ("old" means value before clock edge, "new" means the value after most recent assignment) "At each rising clock edge, q1 = in. "At each rising clock edge, q1, q2, and out simultaneously receive the old values After that, q2 = q1. of in, q1, and q2." After that, out = q2. Therefore out = in." ☐ Blocking assignments **do not** reflect the intrinsic behavior of multi-stage sequential logic ☐ Guideline: use **nonblocking** assignments for sequential **always** blocks Berkeley 608 EECS151/251A L05 VERILOG III



Example - Parallel to Serial Converter x0 Id0 module ParToSer(ld, X, out, clk); clk input [3:0] X; input ld, clk; output out; Specifies the reg [3:0] Q; muxing with wire [3:0] NS; "rotation" assign NS = (ld) ? X : {Q[0], Q[3:1]}; forces Q register (flip-flops) to be rewritten every cycle always @ (posedge clk) $Q \le NS;$ assign out = Q[0];

endmodule

18

EECS151/251A L05 VERILOG III

18 rkeley @08

Simplified Verilog Guidelines • Combinational logic: Continuous Assignment: wire assign statement assign a = b & c; Always block with @(*) always @(*) begin statement a = b & c; // blocking statement end Sequential logic: Always block with @(posedge clk) always @(posedge clk) begin a <= b & c; // nonblocking statement end EECS151/251A L05 VERILOG III 19 Berkeley @0

Verilog in EECS 151/251A
We use behavioral modeling at the bottom of the hierarchy
Use instantiation to 1) build hierarchy and,
2) map to FPGA and ASIC resources not supported by synthesis.
Favor continuous assign and avoid always blocks unless:

No other alternative: ex: state elements, case
Helps readability and clarity of code: ex: large nested if else

Use named ports.
Verilog is a big language. This is only an introduction.
Harris & Harris book chapter 4 is a good source.
Be careful of what you read on the web. Many bad examples out there.
We will be introducing more useful constructs throughout the semester. Stay tuned!

20

EECS151/251A L05 VERILOG III

19

Berkeley @00


Verilog vs. SystemVerilog

- always statements in Verilog can be used to infer flip-flops, latches or logic
 - Depends on the sensitivity list and the statement
 - Easy to create confusion
- System Verilog adds disambiguation:
 - always ff for flip-flops
 - always_latch for latches
 - always_comb for combinational logic

EECS151/251A L05 VERILOG III

Berkeley @ 50

21



Simulating the Circuit

- Once you have a circuit in Verilog (device under test, or DUT), you would like to test it
- Instantiate the DUT and supply its inputs via a testbench
 - Simple
 - Comprehensive
 - Random
- initial statement supplies the stimuli

EECS151/251A L05 VERILOG III

23 Berkeley @@@@

23

Testbench basics

• Example clock

reg clk;

```
initial clk = 0;
always #(`CLOCK_PERIOD/2) clk <= ~clk;

• Example inputs
initial begin
in <= 4'h0;
    @(negedge clk) in<= 4'h1;</pre>
```

(sets up inputs on the negedge, so they are ready at the posedge)

Only small DUTs can be tested exhaustively

EECS151/251A L05 VERILOG III

Berkeley @000

SystemVerilog

- SystemVerilog adds many more verification features
 - We will touch on assertions and covers (relates to CS70)

EECS151/251A L05 VERILOG III

25 Berkeley @@@@

25

Final Thoughts on Verilog Examples

Verilog looks like C, but it describes hardware:

Entirely different semantics: multiple physical elements with parallel activities and temporal relationships.

A large part of digital design is knowing how to write Verilog that gets you the desired circuit. First understand the circuit you want then figure out how to code it in Verilog. If you try to write Verilog without a clear idea of the desired circuit, you will struggle.

As you get more practice, you will know how to best write Verilog for a desired result.

Be suspicious of the synthesis tools! Check the output of the tools to make sure you get what you want.


EECS151/251A L05 VERILOG III


Berkeley @080


Clicker Question • How many stimuli to exhaustively test a 32-b adder? A) 32 B) 64 C) 65,536 D) 4,294,967,296 E) 18,446,744,073,709,551,616 www.yellkey.com/perform 27 Berkeley @@@


27


EECS151/251A L05 VERILOG III











Boolean Algebra Background

- Logic: The study of the principles of reasoning.
- The 19th Century Mathematician, George Boole, developed a math. system (algebra) involving logic, Boolean Algebra.
 - His variables took on TRUE, FALSE.
- Later Claude Shannon (father of information theory) showed (in his Master's thesis!) how to map Boolean Algebra to digital circuits.






Berkeley © © ©

EECS151/251A L05 VERILOG III

33


Boolean Algebra Fundamentals

- Two elements {0, 1}
- Two binary operators: AND (·) OR (+)
- ullet One unary operator: NOT ($\bar{\ }$, $\bar{\ }$)




X	Y	Z
0	0	0
0	1	0
1	0	0
1	1	1

EECS151/251A LO5 VERILOG III



Х	Υ	Z
0	0	0
0	1	1
1	0	1
1	1	1



Х	Z
0	1
1	0

34 Berkeley 608

. .

Boolean Operations

• Given two variables (x, y), 16 logic functions

X	Y	F_0	F_1	F_2	F_3	F_4	F_5	F_6	F ₇	F ₈	F ₉	F_A	F_B	FC	F_D	F_E	F_F
0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
0	1	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1
1	0	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1

EECS151/251A L05 VERILOG III

Berkeley @080

35

Laws of Boolean Algebra

- Identities, null elements:
 - X+0=X, X•1=X
 - X+1=1, X•0=0
- Idempotency:
 - x+x=x, x•x=x
- Complements:
 - X+X'=1, X•X'=0
- Commutativity:
 - X+Y=Y+X, X•Y=Y•X

- Associativity:
 - $(X + Y) + Z = X + (Y + Z) = X + Y + Z \bigcirc$
 - $(X \cdot Y) \cdot Z = X \cdot (Y \cdot Z) = X \cdot Y \cdot Z$
- Distributivity:
 - $X \cdot (Y+Z) = (X \cdot Y) + (X \cdot Z)$
 - $X + (Y \cdot Z) = (X + Y) \cdot (X + Z)$
- Duality:
 - $^{\bullet}$ AND $_{\rightarrow}$ OR and vice versa
 - ullet 0 \rightarrow 1 and vice versa
 - Leave literals unchanged

$$\{F(x_1, x_2,..., x_n, 0, 1, +, \bullet)\}^D = \{F(x_1, x_2,..., x_n, 1, 0, \bullet, +)\}$$

EECS151/251A L05 VERILOG III

Literals are variables or their complements

36 Berkeley @ 96 BY NC SA

Proving Distributive Law • $X \cdot (Y+Z) = (X \cdot Y) + (X \cdot Z)$										
	Х	Υ	Z	(Y+Z)	X • (Y+Z)	(X•Y)	(X•Z)	$(X \bullet Y) + (X \bullet Z)$		
	0	0	0							
	0	0	1							
	0	1	0							
	0	1	1							
6	1	0	0							
Q	1	0	1							
9	1	1	0						Q	
/ / / /	1	1	1							
EECS15	51/251A LO5 VER	RILOG III						37 Berke	ley @090	

Proving Distributive Law • $X \cdot (Y+Z) = (X \cdot Y) + (X \cdot Z)$										
	Х	Y	Z	(Y+Z)	X • (Y+Z)	(X•Y)	(X•Z)	(X•Y) + (X•Z)		
	0	0	0	0	0	0	0	0		
	0	0	1	1	0	0	0	0		
	0	1	0	1	0	0	0	0		
	0	1	1	1	0	0	0	0		
0	1	0	0	0	0	0	0	0		
Q	1	0	1	1	1	0	1	1		
9	1	1	0	1	1	1	0	1	P	
	1	1	1	1	1	1	1	1		
EECS15	1/251A LO5 VER	ILOG III						38 Berke	ley @090	

DeMorgan's Law

• Theorem for complementing a complex function.

(x	+	y) '	=	x'	y'
		_		~	_

1	_	-9	
	_	-0_	

$$(x y)' = x' + y$$

x	У	x'	у'	(x + y)'	x'y'
0	0				
0	1				
1	0				
1	1				

x	У	x'	у'	(x y)"	x' + y'
0	0				
0	1				
1	0				
1	1				

EECS151/251A LO5 VERILOG III

39 Berkeley @@@@

39

DeMorgan's Law

• Procedure for complementing a complex function.

(x	+	y) '	=	x'	y'
----	---	-------------	---	----	----

$$(x y)' = x' + y'$$

x	у	x'	у'	(x + y)"	x'y'
0	0	1	1	1	1
0	1	1	0	0	0
1	0	0	1	0	0
1	1	0	0	0	0

x	У	x'	у'	(x y)"	x' + y'
0	0	1	1	1	1
0	1	1	0	1	1
1	0	0	1	1	1
1	1	0	0	0	0

EECS151/251A L05 VERILOG III

40 Berkeley @090

Summary

- Sequential logic uses flip-flops and (sometimes) latches
- Flip-flops and latches are inferred in Verilog
 - Always blocks
- Practice is the best way to learn a new language...
- Blocking and non-blocking assignments
- Combinational logic block outputs depend only on its inputs
- Boolean algebra can be used for manipulation and simplification of Boolean equations

EECS151/251A LO5 VERILOG III

41 Berkeley @ 96