


Review

- Binary multipliers have three blocks:
 - Partial-product generation (NAND or Booth)
 - Partial-product compression (ripple-carry array, CSA or Wallace)
 - Final adder
- Multipliers are often pipelined
- Constant multipliers can be optimized for size/speed
- Shifters and crossbars are common building blocks in digital systems
 - Often require customization

EECS151 L21 DIVIDERS, LATCHES

Nikolić Fall 2021

2 Berkeley @@@@



Pencil-And-Paper Division 1512 quotient 3 | 4537 dividend divisor 3000 $divisor^*q_i^{*}10^i$ 1*5*3*7* partial remainder Division is an iterative process: 1500 0037 $r(i) = r(i+1)-q_i^*D^*10^i$ 0030 0007 We usually 'guess' q_i 0006 remainder 0001 4 Berkeley @090 EECS151 L21 DIVIDERS, LATCHES Nikolić Fall 2021

Restoring Divider


- Assume $q_i = 1$
- Subtract divisor from r; check if $r(i) \ge 0$
 - if r(i) > 0, guess was good $(q_i = 1)$
 - \bullet if r(i) < 0, restore the value by adding divisor, $\mathbf{q}_{i}=\mathbf{0}$
- Shift divisor to right
- Repeat *n* times

More efficient to shift the reminder right

n shifts

n subtractions

n/2 restorations



EECS151 L21 DIVIDERS, LATCHES

Nikolić Fall 202

Berkeley © S S

5

Non-Restoring Divider

- Doesn't restore if r(i) < 0
- Instead, adds the divisor in the next iteration
 - n shifts
 - n additions/subtractions

EECS151 L21 DIVIDERS, LATCHES

Nikolić Fall 2021

6 Berkeley @@@@

Faster Dividers

- ullet Divide in a higher radix than 2 (typically 4, i.e. guess $q_i q_{i+1}$)
- Keep the partial remainders in redundant form
- Sweeney-Robertson-Tocher (SRT) algorithm
 - Used in many processors


EECS151 L21 DIVIDERS, LATCHES

Nikolić Fall 202


7 Berkeley 60 80

-





Latch Parameters module latch input clk, • Latch is transparent high or low input d, output reg q Q always @(clk or d) if (clk) Clk PW_{m} t_{hold} Delays can be different for rising and falling data transitions Berkeley @08 Nikolić Fall 2021 EECS151 L21 DIVIDERS, LATCHES



Clock Uncertainties

Clock arrival time varies in space and time

Power Supply

Interconnect

Capacitive Load

Coupling to Adjacent Lines

Sources of clock uncertainty

Sources of clock uncertainty

Clock Nonidealities

- Clock skew
 - ullet Spatial variation in temporally equivalent clock edges; deterministic + random, t_{SK}
- Clock jitter
 - Temporal variations in consecutive edges of the clock signal; modulation + random noise
 - Cycle-to-cycle (short-term) t_{JS}
 - (there also exists long-term jitter t_{JL})
- Variation of the pulse width
 - Important for level sensitive clocking with latches

EECS151 L21 DIVIDERS, LATCHES


Nikolić Fall 202

Berkeley @ S

13

Clock Skew and Jitter

- Both skew and jitter affect the effective cycle time
- Only clock distribution skew affects the race margin




EECS151 L21 DIVIDERS, LATCHES

Nikolić Fall 2021

Berkeley @ 50

Timing Constraints

• First flip-flop launches data on the first clock edge, the second one captures on the second clock edge



Minimum cycle time is set by the longest logic path:

$$T - t_{sk} - t_{j} = t_{c-q} + t_{su} + t_{logic,max}$$

Worst case is when receiving edge arrives early

EECS151 L21 DIVIDERS, LATCHES


Nikolić Fall 2021

Berkeley © S

15

Timing Constraints

• Launching flip-flop shoudn't contaminate its own data



 t_{clk-q} , t_{su} , t_{h}

t_{logic,max} t_{logic,min}

Hold time constraint:


$$t_{c-q} + t_{logic, min} > t_{hold} + t_{sk}$$

Worst case is when receiving edge arrives late Race between data and clock

EECS151 L21 DIVIDERS, LATCHES

Nikolić Fall 2021

Berkeley @ 0 0



Timing Analysis Report timing Startpoint: dig_agc_0/int_term_reg_0_ (rising edge-triggered flip-flop clocked by clk_agc) Endpoint: dig_agc_0/int_term_reg_0 (rising edge-triggered flip-flop clocked by clk_agc) Fanout Derate Incr Path Voltage Point clock clk_agc (rise edge) 0.00 0.00 clock source latency 3.13 3.13 r timing_control_0/C1276/Y (AND2X3) 0.00 3.13 r 3.00 timing_control_0/o_clk_agc (net) 0.00 3.13 r dig_agc_0/BUFX8_G6B1I2/A (BUFX8) 0.00 & 3.13 r3.00 dig_agc_0/o_clk_agc_G6B1I2 (net) 15 0.00 3.91 r dig_agc_0/int_term_reg_0_/CP (SDFFCQX2) 0.01 & 3.00 3.92 r clock reconvergence pessimism 0.00 3.92 clock uncertainty 4.02 0.10 dig_agc_0/int_term_reg_0_/CP (SDFFCQX2) 0.00 4.02 r library hold time 3.54 -0.48 data required time 3.54 data required time 3.54 data arrival time -5.57 slack (MET) 2.03 Berkeley @090 EECS151 L21 DIVIDERS, LATCHES Nikolić Fall 2021

Administrivia


- Midterm 2 scores released
 - Final can clobber either midterm!
- \bullet Homework 9 posted on Friday, due 11/15
 - One more homework before Thanksgiving
- Project checkpoints #2 this week
- Thursday is a holiday (Veterans' Day)

EECS151 L21 DIVIDERS, LATCHES


Nikolić Fall 20:


19 Berkeley @ \$ 8


19

















__

