

Class Goals and Expected Outcomes

2 Berkeley ©000

What This Class is All About?

- Introduction to digital integrated circuit and system engineering
 - Key concepts needed to be a good digital system designer
 - Discover you own creativity!
- Learn models that allow reasoning about design behavior
 - Manage design complexity through abstraction and understanding of automated tools
 - Allow analysis and optimization of the circuit's performance, power, cost, etc.
- Learn how to make sure your circuit and the whole system work
 - There are way more ways to mess up a chip than to get it right.


Digital design is not twitch.com!

Learn by doing!

EECS151/251A L01 INTRODUCTION

Berkeley @ 96

3



Prerequisites

- CS61C
 - C, Boolean logic, RISC-V ISA
 - We will review combinational and sequential logic and RISC-V datapath, pipelining (but go much more in depth)
- EE16A/B
 - Digital gates, RC networks
 - We will review transistor operation and design of CMOS logic

EECS151/251A L01 INTRODUCTION

5 Berkeley © © © ©


5


Possible Course Sequences


- Computer Engineering/Architecture/Hardware
- $\left[\text{CS 61C} \right] \rightarrow \text{EECS 151} \rightarrow \text{CS152} \rightarrow \dots$
- CS 61C \rightarrow CS 152 \rightarrow EECS151 \rightarrow ... [EE 16A/B]
 - With a 151/152 background should be able to take any graduate-level course in architecture/digital systems
- Circuits: EECS 151 + EE 140 is a springboard into integrated circuits


EECS151/251A L01 INTRODUCTION

Berkeley @090










Careers in Hardware

- Apple's New Silicon Initiative event tonight
 - Please come (it is on-line) and ask questions
 - Your chance to meet Apple's Fellows
 - Fellowships and scholarships available
- Undergraduate scholarships for students interested in System-on-a-Chip design
 - Applications next week!

EECS151/251A L01 INTRODUCTION

Berkeley © S S S NO S S

11



EECS151/251A Crew



Professor Borivoje Nikolić
(Bora)
509 Cory Hall
bora@berkeley.edu
Office Hours:

TBD







Zhaokai Liu ASIC Labs Discussions Office Hours: F 2-3pm

All TA OHs held in 111 Cory.



Vighnesh lyer FPGA Labs Office Hours: M 10am-11am



Daniel Grubb ASIC Labs Discussions Office Hours: Tu 11-12pm



Charles Hong FPGA Labs Office Hours: W 2-3pm



Zhenghan LinFPGA Labs
Office Hours:
W 5-6pm



Nayiri Krzysztofowicz ASIC Labs Office Hours: Th 11-12pm

Reader: Bob Zhou

Berkeley 609

EECS151/251A L01 INTRODUCTION

13

Course Information

Basic Source of Information, class website:

http://inst.eecs.berkeley.edu/~eecs151/fa21/

- Lecture notes and video modules
- Assignments and solutions
- Lab and project information
- Exams
- Piazza Discussion Forum
- Many other goodies ...



Print only what you need: Save a tree!

EECS151/251A L01 INTRODUCTION

Berkeley © © © ©



- You need to have a green badge to come to in-person lectures, labs discussions!
- If you are feeling sick, please stay home!
 - Everything is available on-line
 - And I will switch to on-line lectures if I get sick



EECS151/251A L01 INTRODUCTION

15

Class Organization

- Lectures
- Discussion sessions (M 3-4pm, W 3-4pm, W 8-9am (online))
- Office hours (8 hours per week!)
- Problem Sets (~1 per week)
- Labs FPGA or ASIC
 (or both, but only if you are sure that you have time)
- Design project
- 2 Midterms + 1 Final

EECS151/251A L01 INTRODUCTION

Berkeley @ 99

Lectures

- Slides available on website before the lecture
- Lectures are webcast!
 - Recordings available as well
 - But please do come to lectures!
 - We like interactive lectures!



EECS151/251A L01 INTRODUCTION


17

Class Textbooks


No Required Book this semester



Recommended (previously required)



Recommended (previously required)



Useful

• Useful LA lab reference (EE151/251LA):

• Erik Brunvand: Digital VLSI Chip Design with Cadence and Synopsys CAD Tools

EECS151/251A L01 INTRODUCTION

Berkeley @ 98

Discussion Sessions

- Start next week!
- Review of important concepts from lecture (remember - no required textbook)
- Help with problem sets



EECS151/251A L01 INTRODUCTION

Berkeley @ 9 9

19

Problem Sets

- Approximately 10 over the course of the semester (one per week)
- Posted on Thursday, due on Friday 11:59pm, 8 days later
- Essential to understanding the material
- Ok to discuss with colleagues but need to turn in your own work / write-up
- Late turn-in: 20% point deduction per day, except with documented medical excuse
- Solutions posted the week after due date



EECS151/251A L01 INTRODUCTION

Berkeley @000

Labs

- Choose either FPGA or ASIC or both
- 6 FPGA / 6 ASIC lab exercises, done solo
 - · Lab report (check off) due by next lab session
- Design project lasts 7 weeks, done with partner
 - · Project demo/interview RRR week
 - · Project report due RRR week
- All labs held in 111/117 Cory
 - ASIC: M 5-8PM, W 8-11am (online + 111 Cory), F 11am-2pm
 - FPGA: W 6-9PM, Th 11am-2pm, F 8-11AM (fourth lab may be opened)
- All labs start next week!

EECS151/251A L01 INTRODUCTION

Berkeley @ 9 6

21

Midterm and Final

- Midterms scheduled in evening
- Review session in advance
 - Midterms:
 - Th. Oct. 7, 7-9pm (tentative)
 - Th. Nov. 4, 7-9pm (tentative)
- Final: M, Dec 13, 11:30am-2:30PM



All exams are closed book – with one double sided 8.5x11 sheet of notes

EECS151/251A L01 INTRODUCTION

Berkeley 6086

Clobber Policy

- The clobber policy allows you to:
 - Override your Midterm 1 score with the score on the final if you perform better on the final, and
 - Override your Midterm 2 score with the score on the final exam if you perform better on the final.
 - Note that the reverse is not true you must take the entire final exam, regardless of your Midterm 1 and Midterm 2 scores.

EECS151/251A L01 INTRODUCTION

23 Berkeley @ ® ®

23

Course Information

• For interactions between faculty, GSIs and fellow students – we are using Piazza For fastest response post your questions on Piazza.



(make sure to register ASAP if you don't want to miss any of the action) https://piazza.com/berkeley/fall2021/eecs151251a

EECS151/251A L01 INTRODUCTION

Berkeley @ \$ 5


Policy on Academic Dishonesty

- Details of our cheating policy on the class web site. Please read it and ask questions.
- If you turn in someone else's work as if it were your own, you are guilty of academic dishonesty. This includes problem sets, answers on exams, lab exercise checks, project design, and any required course turn-in material.
- Also, if you knowingly aid in cheating, you are guilty.
- However, it is okay to discuss with others lab exercises and the project (obviously, okay to work with project partner). Okay to discuss homework with others. But everyone must turn in their own work.
- Do not post your work on public repositories like github (private o.k.)
- If we catch you cheating, you will get **negative points** on the assignment: It is better to not do the work than to cheat!
 If it is a midterm exam, final exam, or final project, you get an F in the class.
- All cases of cheating reported to the Center for Student Conduct.

EECS151/251A L01 INTRODUCTION

Berkeley @090

25



Tips on How to Get a Good Grade

The <u>lecture material</u> is not the most challenging part of the course.

- You should be able to understand everything as we go along.
- Do not fall behind in lecture and tell yourself you "will figure it out later from the notes or book".
- Notes will be online before the lecture (usually the night before). Study them before class.
- Ask questions in class and stay involved in the class that will help you understand. Come to office hours
 to check your understanding or to ask questions.
- Complete all the homework problems even the difficult ones.
- The exams will test your depth of knowledge. You need to understand the material well enough to apply it in new situations.

You need to enroll in both the lab and the course.

- Take the labs very seriously. They are an integral part of the course.
- Choose your project partner carefully. Your best friend may not be the best choice!
- Most important (this comes from 30+ years of hardware design experience):
 - Be well organized and neat with homework, labs, project.
 - In lab, add complexity a little bit at a time always have a working design.
 - Don't be afraid to throw away your design and start fresh.

EECS151/251A L01 INTRODUCTION

Berkeley @ 9 8


27

Getting Started

- Discussions and labs start next week
- Lab 1 assigned later this week complete the setup before coming to the lab!
 - Come prepared to the lab session
- Register on Piazza as soon as possible
- Register for your EECS151 class account at <u>inst.eecs.berkeley.edu/webacct</u>
- If you are registering through <u>concurrent enrollment</u>:
 - □ See us in person this week


EECS151/251A L01 INTRODUCTION


Berkeley @ 90




Diversifying Applications Healthcare and wellness **Smartphones** Apps Telemedicine Machine learning **Education Personal Computers** Autonomous driving www Gaming Entertainment, VR/AR Mainframes **Scientific computing** Visualization Data processing Cloud 1970 1990 2010 1980 2000 2020 2030 30 Berkeley ©080 EECS151/251A L01 INTRODUCTION









Moore's Law

- In 1965, Gordon Moore noted that the number of transistors on a chip doubled every 12 months.
- He made a prediction that semiconductor technology will double its effectiveness every ½ months

18

24


"The complexity for minimum component costs has increased at a rate of roughly a factor of two per year. Certainly over the short term, this rate can be expected to continue, if not to increase. Over the longer term, the rate of increase is a bit more uncertain, although there is no reason to believe it will not remain nearly constant for at least 10 years. That means by 1975, the number of components per integrated circuit for minimum cost will be 65,000."


Gordon Moore, Cramming more Components onto Integrated Circuits, (1965).


EECS151/251A L01 INTRODUCTION


35 Berkeley @ ® ®


35

















Dennard Scaling (1974)



- Voltages (and currents) should be scaled proportionally to the dimensions of the transistor
- If so, delay and power should scale

$$Delay \approx C \cdot V/I_{avg}$$


$$P \approx C \cdot V^2 / Delay$$


- And, in theory, power density constant!
- We are not following Dennard's scaling since ~2005


R.H. Dennard, F. Gaensslen, H.-N. Yu, L. Rideout, E. Bassous, A. LeBlanc, Andre "Design of ion-implanted MOSFET's with very small physical dimensions," IEEE Journal of Solid State Circuits. SC-9 (5), 1974.


EECS151/251A L01 INTRODUCTION

43 Berkeley 6000










7,



Solutions

- Software faced the complexity issues as well
- Solutions: Increase abstraction level, be modular, improve reuse, rely on open source, be agile...
- Apply to hardware design


EECS151/251A L01 INTRODUCTION

49 Berkeley @@@@

49

Abstraction


- How to design a Pong game
 - Hand layout
 - Gate-level design (semi custom)
 - Describe in HDL Synthesis, place and rou
 - HLS, HCL
 - "Computer, design a pong game"





EECS151/251A L01 INTRODUCTION

50 Berkeley <u>©0</u>90



Digital Design: What's it all about?

Given a functional description and performance, cost, & power constraints, come up with an implementation using a set of primitives.

How do we learn to do this?

EECS151/251A L01 INTRODUCTION

- 1. Learn about the design primitives and how to use them.
- 2. Learn about design representations.
- 3. Learn formal methods and tools to manipulate the representations.
- 4. Study design examples.
- 5. Have robust approach to verification.
- 6. Use trial and error CAD tools and prototyping. Practice!
- Digital design is a bit an art as well as a science. The creative spirit is critical in combining primitive elements & other components in new ways to achieve a desired function.
- However, unlike art, we have objective measures of a design:

Performance Cost Power

EECS151/251A L01 INTRODUCTION

Berkeley @08