
SOLUTION	UC Berkeley EECS151 EECS251A	
Your Name (first last)	Fall 2021 Midterm 2	SID
← Name of person on left (or aisle)	Room	Name of person on right (or aisle) →
	Lab TA name	

Fill in your student ID at the top of every page.

Question	1	2	3	4	5	6	Total
Minutes	16	10	12	12	12	13	75
Max Points (151)	12	8	12	12	6	11	61
Max Points (251A)	16	8	12	12	12	11	71
Points							

1) CMOS logic (16 points, 16 minutes)


A slightly unusual logic gate is shown in Figure 1.



a) (4 pts) For all the possible combinations of inputs A and B find the output voltage levels. Supply voltage is V_{DD} and transistors have a threshold of $|V_{Th}|$.

A	В	Y	9-01-4 9-01-4 1-4-
0	0	VpD	A =0 B =0
0	$V_{\scriptscriptstyle DD}$	0	
$V_{\scriptscriptstyle DD}$	0	0	A=0 B=Vpg
$V_{\scriptscriptstyle DD}$	V_{DD}	VPD - [VTh [1 Vog - [-] A= Vog B = 0

b) (4 pts) What logic function Y = f(A, B) is implemented by this network?



SID:

c) (4 pts) As you are browsing a library of standard cells, you find one without any schematic or notes about its function. Being a curious person, you decide to investigate this mysterious layout, so you jot down the following stick diagram:







Figure 2.

Active-n and Active-p are n- and p-type diffusions, respectively, and Poly is the gate. What is the logic function of the circuit described by the stick diagram from Figure 2?



d) (4 pts) **(EECS251A only)** You realize that someone who did not take this class made the layout in Figure 2, because it is clearly not optimal. Reorder the inputs A, B, D, E, C (for the exact same logic gate) such that the layout can be realized with no diffusion breaks while still having straight polysilicon gates.





Ordering: ABCED

2) Logic delay (8 points, 10 minutes)

The delay of two logic gates, an inverter and a 2-input NOR, has been measured, and the results are plotted in Figure 3.




Figure 3.

graph.

Slope =
$$tpo = \frac{50-10}{4-0} = 10ps$$
.
When $CL/Cin = 0$, $10 = 10 \cdot (pinu + 0)$
=) $pinu = 1$

$$t_{p0} = \frac{\sqrt{OPS}}{\sqrt{OPS}}$$

b) (4 pts) Find the logical effort and the intrinsic delay of the NOR2 from the graph.

$$slope = tpo \cdot gnorz = 10 gnorz$$
$$= \frac{75 - 25}{4 - 0} = 12.5$$

$$g_{NOR2} = 1.25$$

$$p_{NOR2} = \underbrace{2.5}$$

3) Fast circuits (12 points, 12 minutes)

A decoder logic path is shown in Figure 4. Cin, a and b are the capacitances of input pins of respective gates. Equally sized PMOS and NMOS transistors have equal on resistances and the self-loading capacitance per unit width equals the input capacitance ($\gamma = C_p/C_g = 1$).




Figure 4.

a) (4 pts) What is the path effort from In to Out?

F = 32

G = (2)()(2)

B = H

$$9^{NAND3} = 2$$
 $GFB = (4)(32)(4)$

b) (4 pts) What effort per stage, h, minimizes the delay of this decoder?

Effort per stage: h = _____

c) (4 pts) Size the gates to minimize the delay from In to Out:




Figure 4, repeated for convenience

EF stage = 8

EF = LEb.
$$f_b$$
 $8 = 2 \cdot \frac{32 \text{Cin}}{b}$
 $6 = 8 \text{Cin}$

EF = LEa. $f_a \cdot H$
 $8 = 1 \cdot \frac{b}{a} \cdot H$
 $a = 4 \text{Cin}$

Check:

 $8 = 2 \cdot \frac{4 \text{Cin}}{c} \checkmark$

Gate	Input capacitance, normalized to Cin
а	Ч
b	8

4) Energy (12 points, 12 minutes)

We would like to examine some properties of a single-cycle RISC-V datapath. The datapath has the following properties:

- Total capacitance of all gates: 10nF
- Max Frequency @ 1.0V: 200 MHz
- Supply voltage: 1.0V

The CPU runs a workload with the following properties:

- Activity factor α: 0.1
- Number of instructions: 1000

In this question, you may ignore leakage and short-circuit power (though this is unwise in a real design).

a) (2 pts) What is the dynamic power consumption?

$$0.1 * 10 nF * (1.0 V)^{2} * 200 MHz = 200 mW$$

b) (2 pts) How much energy is consumed by this workload?

$$200 \ mW * \frac{1\frac{cycle}{inst}}{200*10^{6} \frac{cycle}{s}} * 1000 \ inst$$

$$= 0.2 \frac{J}{s} * 0.5 * 10^{-8} \frac{s}{inst} * 1000 \ inst$$

$$= 0.1 * 10^{-8} \frac{J}{inst} * 1000 \ inst$$

$$= 0.1 * 10^{-5} J = 1 \ \mu J$$

- c) (8 pts) If we lower the the supply to 0.9V:
 - The new clock frequency will be (assuming that the drain current is linearly proportional to supply voltage):

$$200 MHz * \frac{0.9 V}{1.0 V} = 180 MHz$$

- The compute time for the workload will be:

1000 inst *
$$1 \frac{cycle}{inst}$$
 * $\frac{1}{180 * 10^{6} \frac{cycle}{s}}$
= $1000 \ cycle$ * $\frac{1}{180}$ * $10^{-6} \frac{s}{cycle}$
= $\frac{1}{180}$ * 10^{-3} s
= $\frac{1}{180} ms$
= $\frac{1000}{180} \mu s = \frac{50}{9} \mu s = 5.56 \mu s$

- The new total energy will be:

$$P = 0.1 * 10 nF * (0.9 V)^{2} * 180 MHz = 145.8 mW$$

 $E = P * T = 145.8 mW * 5.56 \mu s = 0.81 \mu J$

5) Wires (6/12 points, 12 minutes)




Figure 5.

A pair of inverters are shown in Figure 5. The input inverter is unit-sized, with an on-resistance R and an input capacitance that equals self-loading capacitance of C (γ = 1). The second inverter has a size that is x times the unit inverter. A wire in between the two inverters has the resistance R and capacitance C that equals the input capacitance and on-resistance of a unit inverter. Output capacitance, C_L , is 10 times the unit capacitance. The delay of a fanout-of-1 inverter is 10ps.


a) (6 pts) Find the propagation delay from input (In) to the output (Out), for x =1. When calculating the delay, assume that both inverters have step transitions at their inputs.

b) (6 pts) (EECS251A only) Find the size of the second inverter, x, that minimizes the propagation delay.

6) Adders (11 points, 13 minutes)

a) (4 pts) A single-bit full adder, with inputs A, B and Ci and outputs Co and S, is shown in Figure 6. In this case, the propagate signal P, is defined as

P = A XOR B. Please fill in the boxes with signals (A, B, C_i), or their complements, that would make the adder operate correctly. Also, please label the corresponding multiplexed inputs as 0 or 1.



b) (6 pts) Consider a carry-bypass (sometimes called 'carry-skip') adder, shown in Figure 7. Each full adder cell (labeled as a '+' box in the diagram) can be assumed to have one multiplexer delay from C_i to C_o.and one multiplexer delay from C_i to S. You can assume that the sum and carry paths have been realized by the circuits from part a) and therefore have equal delays. For an N-bit adder divided into k uniform b-bit groups, find the optimal b that minimizes the overall delay from C_{i,0} to S_{N-1} (in terms of N).




Figure 7

$$\frac{t}{t} \int_{C_{i,0} \to S_{N-1}} = b \cdot t_{carry} + \left(\frac{N}{b} - 1\right) t_{max} + \left(\frac{b}{b} - 1\right) t_{max} + t_{sum}$$

$$\frac{d}{dt} \int_{C_{i,0} \to S_{N-1}} = t_{max} - \frac{N}{b^2} t_{max} + t_{max}$$

$$0 = 2t_{max} - \frac{N}{b^2} t_{max}$$

$$0 = 2t_{max} - \frac{N}{b^2} t_{max}$$

$$0 = 2t_{max} - \frac{N}{b^2} t_{max}$$

$$0 = \sqrt{\frac{N}{b}} t_{max}$$

$$\frac{N}{b^2} = 2 + \frac{N}{b} = \sqrt{\frac{N}{2}}$$
bits.

c) (1 pt) Evaluate part b) for N=128