


า




## Berkeley RISC-V ISA


#### www.riscv.org

- An open, license-free ISA
  - Runs GCC, LLVM, Linux distributions, ...
  - RV32, RV64, and RV128 variants for 32b, 64b, and 128b address spaces
- Originally developed for teaching classes at Berkeley, now widely adopted
- Base ISA only ~40 integer instructions
- Extensions provide full general-purpose ISA, including IEEE-754/2008 floating-point
- Designed for extension, customization
- Developed at UC Berkeley, now maintained by RISC-V Foundation
- Open and commercial implementations
- RISC-V ISA, datapath, and control covered in CS61C; summarized here



EECS151 L08 RISC-V





#### State Required by RV32I ISA

Each instruction reads and updates this state during execution:

- Registers (**x0..x31**)
  - Register file (regfile) Reg holds 32 registers x 32 bits/register: Reg[0]..Reg[31]
  - First register read specified by rs1 field in instruction
  - Second register read specified by rs2 field in instruction
  - Write register (destination) specified by *rd* field in instruction
  - x0 is always 0 (writes to Reg[0] are ignored)
- Program counter (PC)
  - Holds address of current instruction
- Memory (MEM)
  - Holds both instructions & data, in one 32-bit byte-addressed memory space
  - We'll use separate memories for instructions (IMEM) and data (DMEM)
    - These are placeholders for instruction and data caches
  - Instructions are read (fetched) from instruction memory
  - Load/store instructions access data memory

EECS151 L08 RISC-V

Nikolić, Fall 202



7


### Stages of the Datapath: Overview


- Problem: A single, "monolithic" CL block that "executes an instruction" (performs all necessary operations beginning with fetching the instruction and completing with the register access) is be too bulky and inefficient
- Solution: Break up the process of "executing an instruction" into stages, and then connect the stages to create the whole datapath
  - smaller stages are easier to design
  - easy to optimize (change) one stage without touching the others (modularity)


EECS151 L08 RISC-V


Nikolić, Fall 202

8 Berkeley @@@@












- Register file (regfile, RF) consists of 32 registers:
  - Two 32-bit output busses: busA and busB
  - One 32-bit input bus: busW
  - x0 is wired to 0




- Register is selected by:
  - RA (number) selects the register to put on busA (data)
  - RB (number) selects the register to put on busB (data)
  - RW (number) selects the register to be written via busW (data) when Write Enable is 1
- Clock input (clk)
  - Clk input is a factor ONLY during write operation
  - During read operation, behaves as a combinational logic block:
    - RA or RB valid ⇒ busA or busB valid after "access time."

EECS151 L08 RISC-V

Nikolić, Fall 202

13 Berkeley @@@

13



### Datapath Elements: State and Sequencing (4/4)

- "Magic" memory
  - One input bus: Data In
  - One output bus: Data Out
- •Memory word is found by:
  - For Read: Address selects the word to put on Data Out
  - For Write: Set Write Enable = 1: address selects the memory word to be written via the Data In bus
- Clock input (CLK)
  - CLK input is a factor ONLY during write operation
  - During read operation, behaves as a combinational logic block:
     Address valid ⇒ Data Out valid after "access time"
- Real memory later in the class

EECS151 L08 RISC-V

Nikolić, Fall 20:

Write Enable

Data In

Clk


| Address


DataOut


32

15 Berkeley @@®


15







	Summary of RISC-V Instruction Formats  31 30 25 24 21 20 19 15 14 12 11 8 7 6 0								
	funct7	rs2	rs1	funct3	rd	opcode	R-type		
0	imm[11	:0]	rs1	funct3	rd	opcode	I-type		
	imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode	S-type		
	imm[12 10:5]	rs2	rs1	funct3	imm[4:1 11]	opcode	B-type		
		imm[3	1:12]		rd	opcode	U-type		
0	imm[20 10:	1   11 ] ]	imm[19:12]		rd	opcode	J-type		
	EECS151 L08 RISC-V				Nikolić, Fall	2021	rkeley <u>@0</u> 90		



### R-Format Instructions opcode/funct fields



- opcode: partially specifies what instruction it is
  - Note: This field is equal to 0110011<sub>two</sub> for all R-Format register-register arithmetic instructions
- funct7+funct3: combined with opcode, these two fields describe what operation to perform
- Question: You have been professing simplicity, so why aren't opcode
   and funct7 and funct3 a single 17-bit field?
  - Simpler implementation is more important than simpler spec


EECS151 L08 RISC-V

Nikolić, Fall 202

21 Berkeley © ®

21

#### R-Format Instructions register specifiers





- rs1 (Source Register #1): specifies register containing first operand
- <u>rs2</u>: specifies second register operand
- <u>rd</u> (Destination Register): specifies register which will receive result of computation
- Each register field holds a 5-bit unsigned integer (0-31) corresponding to a register number (x0-x31)


EECS151 L08 RISC-V


Nikolić, Fall 2021


22 Berkeley @ 90











Datapath for add/sub DataD Inst[11:7] AddrD Reg[rs1] Inst[19:15] inst AddrA DataA Inst[24:20] Reg[rs2] AddrB DataB IMEM Reg[] clk RegWEn (1=Write, 0=NoWrite) (add=0/sub=1)**Control logic** 

28

EECS151 L08 RISC-V

28 Berkeley @000

# Implementing other R-Format instructions

000000	rs2	rs1	000	rd	0110011
0100000	rs2	rs1	000	rd	0110011
0000000	rs2	rs1	001	rd	0110011
0000000	rs2	rs1	010	rd	0110011
0000000	rs2	rs1	011	rd	0110011
0000000	rs2	rs1	100	rd	0110011
0000000	rs2	rs1	101	rd	0110011
0100000	rs2	rs1	101	rd	0110011
0000000	rs2	rs1	110	rd	0110011
0000000	rs2	rs1	111	rd	0110011

 All implemented by decoding funct3 and funct7 fields and selecting appropriate ALU function

FFCS151 L08 RISC-V

Nikolić, Fall 202

add sub sll

slt sltu xor srl sra or and

29


### Administrivia

- Homework 3 is due next Monday
  - Homework 4 will be posted this week, due before midterm 1
- Lab 4 this week
- Lab 5 next week
- Midterm 1on October 7, 7-8:30pm

EECS151 LO8 RISC-V

Nikolić, Fall 2021

30 Berkeley @080





- Instructions are encoded to simplify logic
  - sub and sra differ in Inst[30] from add and srl
- **RV64I** widens registers (XLEN=64)
- Additional instructions manipulate 32-bit values, identified by a suffix W
  - ADDW, SUBW
  - RV64I opcode field for 'W' instructions is **0111011** (**0110011** for RV32I)

0000000	rs2	rs1	000	rd	0110011	addw
0000000	rs2	rs1	000	rd	0111011	add

64b

32b

EECS151 L08 RISC-V

Nikolić, Fall 2021

32 Berkeley @000

### **I-Format Instruction Layout**



- Only one field is different from R-format, rs2 and funct7 replaced by 12-bit signed immediate, imm[11:0]
- Remaining fields (rs1, funct3, rd, opcode) same as before
- imm[11:0] can hold values in range [-2048<sub>ten</sub>, +2047<sub>ten</sub>]
- Immediate is always sign-extended to 32-bits before use in an arithmetic operation
- Other instructions handle immediates > 12 bits

EECS151 L08 RISC-V

Nikolić, Fall 202

Berkeley © 90

33

### All RV32 I-format Arithmetic Instructions

imm[11:0]		rs1	000	rd	0010011	addi
imm[1:	1:0]	rs1	010	rd	0010011	slti
imm[1:	1:0]	rs1	011	rd	0010011	sltiu
imm[11:0]		rs1	100	rd	0010011	xori
imm[11:0]		rs1	110	rd	0010011	ori
imm[11:0]		rs1	111	rd	0010011	andi
0000000	shamt	rs1	001	rd	0010011	slli
000000	shamt	rs1	101	rd	0010011	srli
01,00000	shamt	rs1	101	rd	0010011	srai


The same Inst[30] immediate bit is used to distinguish "shift right logical" (SRLI) from "shift right arithmetic" (SRAI)


"Shift-by-immediate" instructions only use lower 5 bits of the immediate value for shift amount (can only shift by 0-31 bit positions)


EECS151 L08 RISC-V

Nikolić, Fall 2021


34 Berkeley @090










Adding addi to Datapath DataD Inst[11:7] AddrD Reg[rs1] Inst[19:15] DataA inst AddrA ALU Inst[24:20] Reg[rs2] AddrB DataB IMEM Reg [] Inst [31:20] clk lmm. Gen Imm[31:0] ALUSel= Inst[31:0] RegWEn=1 **ImmS**el (rs2=0/ lmm=1) add **Control logic** 38 Berkeley @090 EECS151 L08 RISC-V









### All RV32 Load Instructions

imm[11:0]	rs1	000	rd	0000011
imm[11:0]	rs1	001	rd	0000011
imm[11:0]	rs1	010	rd	0000011
imm[11:0]	rs1	100	rd	0000011
imm[11:0]	rs1	101	rd	0000011

lh o lw lbu lhu

lb


funct3 field encodes size and 'signedness' of load data

- Supporting the narrower loads requires additional logic to extract the correct byte/halfword from the value loaded from memory, and sign- or zero-extend the result to 32 bits before writing back to register file.
  - It is just a mux for load extend, similar to sign extension for immediates


EECS151 L08 RISC-V

Nikolić, Fall 2021

43



#### S-Format Used for Stores



- Store needs to read two registers, rs1 for base memory address, and rs2 for data to be stored, as well immediate offset!
- Can't have both rs2 and immediate in same place as other instructions!
- Note that stores don't write a value to the register file, no rd!
- RISC-V design decision is move low 5 bits of immediate to where rd field was in other instructions keep rs1/rs2 fields in same place
  - register names more critical than immediate bits in hardware design

FFCS151 L08 RISC-V


Nikolić, Fall 2021


45 Berkeley @@@

45


### Adding sw Instruction


• sw: Reads two registers, rs1 for base memory address, and rs2 for data to be stored, as well immediate offset!





Adding sw to Datapath DataD Inst[11:7] AddrD Reg[rs1] Inst[19:15] DataR DataA AddrA addr Inst[24:20] Reg[rs2] AddrB DataB DataW IMEM **DMEM** Reg[] Inst [31:7] clk lmm. Imm[31:0] ALUSel =Add RegWEn =0 Bsel MemRW WBSel Inst[31:0] **ImmSel** =Write =\* (\*=Don't care) **Control logic** 48 Berkeley @090 EECS151 L08 RISC-V Nikolić, Fall 2021





## Summary

- RISC-V ISA
  - Open, with increasing adoption
- RISC-V processor
  - A large state machine
  - Datapath + control
  - Reviewed R-, I-, S-format instructions and corresponding datapath elements

EECS151 LO8 RISC-V

Nikolić, Fall 202

Berkeley @@@