# **EECS151: Introduction to Digital Design and ICs**

# Lecture 3 - Design Process, Verilog I

## **Bora Nikolić**

- August 2021: Esperanto at HotChips
  The ET-SoC-1 is fabricated in TSMC 7nm
   24 billion transistors
   108-area: 570 mm2
   1088 ET-Minion energy-efficient 64-bit RISC-V processor
   Each with an attached vector/tensor unit
   Typical operation 500 MHz to 1.5 GHz expected
- on 64-bit high-performance RISC-V out-of-or pical operation 500 MHz to 2 GHz expected

arvice processor
illion bytes of on-die SRAM used for caches and scratchpad memory
t for secure boot
ally < 20 watts, can be adjusted for 10 to 60+ watts under SW control





Berkeley @000

### Review

- Design process involves specification, modeling, architecture design, RTL design, physical design, manufacturing
  - Validation: Have we built the right thing?
  - Verification: Have we built the thing right?
- Combinational logic: Outputs depend only on inputs
- Sequential logic: Outputs depend on the inputs and the state








How Did We Get Here?

# IC Design in the 70's and early 80's Circuit design, layout, and processing tightly linked.

- Logic design and layout was all done by-hand
- Chip design was typically done by vertically integrated companies, who designed and fabricated their
  - · Fabs weren't that expensive back then





Early Design Practice

## • Initially, designs were represented by hand drawings. Then masks where made by transferring drawings to rubylith.

- Base layer of heavy transparent dimensionally stable Mylar. A thin film of deep red cellophane-like material covers the base layer. Patterns formed by cutting (often by hand) the transparent covering.
- Later transition to an electronic format (CIF, GDS) meant: Layouts easily be stored and transmitted. Written to tape and transferred to manufacturer (tape-out). Transmitted over the network (new idea back then). Software could automatically check for layout errors. Generated from a program - huge idea.



Berkeley @000

# The Start of the IC Design Revolution






Berkeley ©000

#### Geometric Design Rules

- Early on, to generate the mask information for fabrication, the designer needed intimate knowledge of the manufacturing process. Even once this knowledge was distilled to a set of "Geometric Design Rules", this set of rules was voluminous.
- Academics (C. Mead/L.Conway and others) came up with a much simplified set of design rules (single page description)
  - Sufficiently small set that designers could memorize. Sufficiently abstract to allow process engineers to shrink the process and preserve existing layouts. Process resolution pecomes a "parameter", λ.



### Key Development: Silicon Foundries

- Separate the designer from the fabricator: Modeled after the printing industry. (Very few authors actually own and run printing presses!)
- Simple standard geometric design rules where the key: these form the "contract" between the designer and manufacturer.
- Designer sends the layout, foundry manufactures the chip and send back.
  - A scalable model for the industry: IC fab is expensive and complex. Amortizes the expense over many designers. Designers and companies not held back by need to develop and maintain large expensive factories. "Fabless" semiconductor companies
    - lots of these and very few foundries.



TSMC, Global Foundries, UMC Samsung, SMIC, ...

# Computer Aided Design (1)

Several advances lead to the development of interactive tools for generating layout:

- Computer-based layout representation (CIF, GDS).
- Advances in computer graphics (Ivan Sutherland) and display devices.
- Personal "workstation" (Xerox Alto Chuck Thacker). "Back room" computers didn't have the necessary bandwidth to the display.
- Berkeley version MAGIC






Berkeley @000

## Early '80's Design Methodology and Flow

#### Schematic + Full-Custom Layout

- SPICE for timing,
- Switch-level simulation for overall functionality,
- Hand layout,
- No power analysis,
- Layout verified with geometric design rule checker (DRC) and later also layout versus schematic (LVS) checkers



EECS151/251A L03 VERILOG

## Berkeley @000

# Computer Aided Design (2)

- For some time after CIF was invented: Layout was generated by hand, then typed in as a CIF file with a text editor.
- Layout compilers
  - Soon some designers started embedding CIF primitives in conventional programming languages: LISP, pascal, fortran, C.
  - This allows designers to write programs that generated layout. Such programs could be parameterized.

define GENERATE\_RAM(rows, columns) {
 for I from 1 to rows
 for J from 1 to columns
 (GENERATE\_BITCELL)}
GENERATE\_RAM(128, 32);

- Lead to circuit/layout generation from higher level descriptions.
- Eventually, Cadence and Synopsys (formed out of Berkeley) built tools to generate layout from HDLs.

Berkeley @000

Berkeley ©000

#### Administrivia

- Everyone needs to be enrolled by now!
  - If you are still waitlisted, move to a different lab, discussion
- Lab 1 this week
- Lab 2 is more involved
  - Be prepared
  - Verilog primer
- Homework 1 posted this week, due next Friday
  - Start early
- Labor day on Monday, no lecture/discussion

Berkeley @000

SESTY OF CALPONNA V

# Implementation Alternatives

### Implementation Alternative Summary

	Full-custom:	Every transistors layout hand-drawn and optimized.
	Standard-cell:	Logic gates and "macros" automatically placed and routed.
	Gate-array (structured ASIC):	Partially prefabricated wafers with arrays of transistors customized with metal layers or vias.
	FPGA:	Prefabricated chips that can be customized "in the field"
	Microprocessor (e.g. Single-board computers):	Function customized through software.
)	Domain-specific processor:	Special instruction set interpreters (ex: DSP, NP, GPU).


These days, "ASIC" almost always means standard-cell design.

EECS151/251A L03 VERILOG I



## Full-Custom


- Circuit styles and transistors are custom sized and drawn to optimize performance and power.
- High NRE (non-recurring engineering) costs
- Time-consuming layout iterations
- Common today for analog design.
- In digital world for memories and arrays.



FIR PQ LA LA LA

# Standard Cells

- Library of logic gates (1000-2000)
- $\bullet$  Combinational: NANDs, NORs,  $\dots$  Sequential: Flip-flops, latches,  $\dots$
- Each cell comes complete with:
  - layout, schematic, symbol
    Logic (Verilog), timing, power models.
- Chip layout is automatic, reducing NREs (usually no manual layout).
- $^{\bullet}$  Memories, I/O and analog components complete the ASIC



NAND2



ASAP7 – 7nm library from Arizona State University




EECS151/251A LO3 VERILOG I

Berkeley ©000

## Gate Array

- Prefabricated wafers of, rows of transistors. Customize as needed with "back-end" metal processing (contact cuts, metal wires). Could use a different factory.
- CAD software understands how to make gates and registers.



Berkeley @000

#### Gate Array

- Shifts large portion of design and mask NRE to vendor.
- Shorter design and processing times, reduced time to market for user.
- Highly structured layout with fixed size transistors leads to large sub-circuits (ex: Flip-flops) and higher per die costs.
- Memory arrays are particularly inefficient, so often prefabricated.
- Displaced by field-programmable gate arrays

Sea-of-gates, structured ASIC. master-slice.






Berkeley @000

# Field Programmable Gate Arrays (FPGA)


- Two-dimensional array of simple logic- and interconnection-blocks
- Typical architecture: Look-uptables (LUTs) implement any function of n-inputs (n=3 in this
- Optional flip-flop with each LUT.



- Fuses, EPROM, or Static RAM cells are used to store the "configuration"
- Here, it determines function implemented by LUT, selection of Flip-flop, and interconnection points.
- Many FPGAs include special circuits to accelerate adder carry-chain and many special cores: RAMs, MAC, Ethernetnet, USB, PCIe, CPUs, ...

Berkeley @000

### FPGA versus ASIC



- ASIC: Higher NRE costs (10's of \$M). Relatively Low cost per die (10's of \$ or less).
- ullet FPGAs: Low NRE costs. Relatively low silicon efficiency  $\Rightarrow$  high cost per part (> 10's of \$ to 1000's of \$).
- Cross-over volume from cost effective FPGA design to ASIC was often in the 100K range.
- ASICs often have >10x higher performance and 10x lower power for the same application.

#### Berkeley @000

### Microprocessors


- Where relatively low performance and/or high flexibility is needed, a viable implementation alternative:
- · Software implements desired function
- "Microcontroller", often with built in nonvolatile program memory and used as single function.
- Two "abstraction" levels:
  - Instruction Set Architecture (ISA)
  - "Synthesizable" RTL model ("soft core", available in HDL)
- Their implementation can be both ASIC or FPGA





## System-on-Chip (SOC)

- Brings together: standard cell blocks, custom analog blocks, processor cores, memory blocks, embedded FPGAs, ...
- Standardized on-chip buses (or hierarchical
- Ex: AXI, ..
- "IP Block" business model: Hard- or soft-cores available from third party vendors. ARM, inc. is the example. Hard- and "synthesizable
- ARM and other companies provide, Ethernet, USB controllers, analog functions, memory blocks, ...



verified block designs, standard bus interfaces (or adapters) ease integration - lower NREs,

## 22 Berkeley ©000

## Quiz

True or false?

- a) FPGAs are usually faster than ASICs
- c) One cannot change the FPGA function in a deployed product



**ASIC** Design

b) Verilog syntax is different for FPGAs and ASICs

abc

1.FFF

2.FFT

Berkeley ©000

3.FTF

4.FTT 5.TFF


6.TFT


7.TTF

8.TTT


Berkeley @000

Berkeley @000





# Standard cell layout methodology






Old times: 1 µm, 2-metal process

Modern sub-100nm process "Transistors are free things that fit under

- With limited # metal layers, dedicated routing channels were needed
- Currently area dominated by wires

# Berkeley @000






+ .lef for place and route, and other files for LVS and DRC




Berkeley @000






# Standard Cell Placement

endspecif endmodule endcelldefine



Standard cells abut and flip Router connects inputs and outputs

### Macro modules



 Generate highly regular structures (entire memories, multipliers, etc.) with a few lines of code Verilog models for memories automatically generated based on size



Berkeley 6000

32 Berkeley @090



#### Hardware Description Languages

- Simple C-like syntax for structural and behavior hardware constructs
- Mature set of commercial tools for synthesis and simulation
- Used in EECS 151 / 251A

## VHDL:

- Semantically very close to Verilog
- More syntactic overhead
- Extensive type system for "synthesis time" checking

#### System Verilog:

Enhances Verilog with strong typing along with other additions

# BlueSpec:

- Invented by Prof. Arvind at MIT
- Originally built within the Haskell programming language
- Proprietary, available commercially: bluespec.edu

# Chisel:

- Open, developed at UC Berkeley
- Used in CS152, CS250
- Available at: chisel.eecs.berkeley.edu



Hardware Description Languages

#### Verilog: Brief History

- Originated at Automated Integrated Design Systems (renamed Gateway) in 1985. Acquired by Cadence in 1989.
- Invented as simulation language. Synthesis was an afterthought. Many of the basic techniques for synthesis were developed at Berkeley in the 80's and applied commercially in the 90's.
- Around the same time as the origin of Verilog, the US Department of Defense developed VHDL (A double acronyml VSIC (Very High-Speed Integrated Circuit) HDL). Because it was in the public domain it began to grow in popularity.
- Afraid of losing market share, Cadence opened Verilog to the public in 1990.
- An IEEE working group was established in 1993, and ratified IEEE Standard 1394 (Verilog) in 1995. We use IEEE Std 1364-2005.
- Verilog is the language of choice of Silicon Valley companies, initially because of high-quality tool support and its similarity to C-language syntax.
- VHDL is still popular within the government, in Europe and Japan, and some Universities.
- Most major CAD frameworks now support both.



Verilog


34 Berkeley @@@@

## Verilog Introduction

- A <u>module</u> definition describes a component in a circuit
- Two ways to describe module contents:
  - Structural Veriloa
  - List of sub-components and how they are connected
  - Just like schematics, but using text
  - tedious to write, hard to decode
  - You get precise control over circuit details
  - May be necessary to map to special resources of the FPGA/ASIC
  - Behavioral Verilog
    - Describe what a component does, not how it does it
    - Synthesized into a circuit that has this behavior
    - Result is only as good as the tools
- Build up a hierarchy of modules. Top-level module is your entire design (or the environment to test your design).

Logic Synthesis

- Verilog and VHDL started out as simulation languages but soon programs were written to automatically convert
   Verilog code into low-level circuit descriptions (netlists).
- Synthesis converts Verilog (or other HDL) descriptions to a logic mapping by using technology-specific primitives:
  - For FPGA: LUTs, FlipFlops, and BRAMs.
  - For ASICs: standard cells and memory macros.
- In addition, synthesis algorithms optimize the implementation for delay and power.




### Verilog Modules and Instantiation

- Modules define circuit components.
- Instantiation defines hierarchy of the design.

| module addr cell | (a, b, cin, s, cout);
| input a, b, cin; port declarations (input, output, or inout)
| module body | endmodule |
| module adder (A, B, S); | Instance of addr\_cell |
| addr\_cell acl ( ... connections ... );

Note: A module is not a function in the C sense. There is no call and return mechanism. Think of it more like a hierarchical data structure.

### Structural Model - XOR example



- Notes:
  - The instantiated gates are not "executed". They are active always.
  - xor gate already exists as a built-in (so really no need to define it).
  - Undeclared variables assumed to be wires. Don't let this happen to you!


# Berkeley ©000

#### Berkeley ©000


33 Berkeley @000

35 Berkeley ⊚000

#### Structural Example: 2-to1 mux



#### Instantiation, Signal Array, Named ports



# Summary

- The design process has changed over time
- ASIC design process is dominant today:
  - Logic synthesis
  - Automated place and route
- Abstraction layer: Standard cells
- The design flow involves translating an abstracted RTL design into physical logic gates, and verifying that it has been done correctly
- Verilog is commonly used to describe RTL
  - Structural or
  - Behavioral

EECS151/251A LO3 VERILOG

Berkeley @000