EECS 151/251A SP2022 Discussion #2

GSI: DIMA NIKIFOROV, YIKUAN CHEN

Agenda

- Administrivia
- More Verilog
- Testbenches
- Combinational Logic

Administrivia

- ☐ Thoughts on hybrid instruction/labs?
- Homework 2 posted

More Verilog

Blocking vs. Nonblocking


Blocking: reg c, out; wire a, b, d; always @(*) begin c = a | b; outout = c & d; end

```
Non-Blocking:
```

```
reg c, out;
wire a, b, clk;
always @(posedge clk) begin
    //use val of 'out' before clk edge
    c(<=) out | a;
    //use val of 'c' before clk edge
    out <= c & b;
end</pre>
```

- Don't mix blocking and nonblocking!
- When would you use either one?


Race Conditions: Synthesis vs. Simulation



Want: a register pipeline

Determine:

- Does it synthesize correctly?
- 2. Does it *simulate* correctly?
 - Note: always blocks may simulate in any order
- 3. Is it good coding practice?



Candidate #3:

```
always @ (posedge clk) begin

q1 <= d;

q2 <= q1; ou

q3 <= q2;
end
```

Candidate #6:

```
always @(posedge clk) q1 <= d;
always @(posedge clk) q2 <= q1;
always @(posedge clk) q3 <= q2;
```

always @(posedge clk) q3 = q2; always @(posedge clk) q2 = q1;


always @(posedge clk) q1 = d;

Testbenches

What's a Testbench?

- 1 top. 1
- 21 top-th.V

- Tool to verify that design behaves as specified
- Generate inputs to drive design
- Compare outputs against expected results



Example Testbench

```
timescale 1 ns / 1 ps
module my_tb(); 
      integer i=0;
     initial clk = 0;
     always #(`CLOCK PERIOD/2) clk <=
     my_module dut (.clk(tb_clk), .in(tb_in), .out(tb_out));
     initial begin
             // Drive inputs and check here
     end
endmodule
```

What Makes a Good Testbench?

- Code coverage:
 - Statements
 - Branches
 - Toggles
 - States
- ☐ Functional coverage
 - ☐ Features/Requirements


```
module adder
        input signed [63:0] A
        input signed [63:0] B
        output signed [63:0] Y,
        output zero, negative
  always @(*) begin
    Y = A + B
    negative = Y[63];
    if (Y == 64'b0) begin
        zero = 1'b1:
    end else begin
        zero = 1'b0;
   end
  end
endmodule
```


Combinational Logic


AB(C+D) E


Boolean Algebra: DeMorgan's

- First step towards logic simplification
- Recall: (x+y)' = x'y', (xy)' = x'+y'
- Bubble = inversion (NOT)
- Steps for a single gate:
 - 1. Swap AND for OR & vice versa
 - Backward pushing: add bubbles to inp A -
 - 3. Forward pushing: add bubbles to outpure B





















Canonical Forms



Sum of Products (SoP):


BC+AB+ABC






Sum of Products (SoP):

•
$$(\overline{B} + \overline{C})(\overline{A} + \overline{B})(A + B +$$



Truth Tables



A	В	С	Out	
0	0	0		
0	0	1		
0	1	0		
0	1	1		
1	0	0		
1	0	1		
1	1	0	ſ	
1	1	1		

Truth Tables

Α	В	С	Out	SoP
0	0	0	0	
0	0	1	1	_ ABC +ABC /
0		0		
0	1	1	0	+ ABC + ABC
1	0	0	0	7,7
1	0	1		
1	1	0		
1	1	1		


PoS


2-input K-Map

$$F(A,B) = \overline{A}B + AB + A\overline{B}$$

$$O \mid \uparrow$$

$$F = A + B = AB$$





Questions?