EECS151: Introduction to Digital Design and ICs

Lecture 18 – Adders, Multipliers

Bora Nikolić



October 27, 2021, EETimes - TSMC, now chugging along with its N5 process node, said it will have its evolutionary N4 node ramped up to volume production this year. The N3 node, which will provide more of a technological leap than N4, is planned to go into volume production in the second half of 2022. N3 will indeed offer customers the kind of performance improvements they might hope for from a major node jump, though the speed improvement will be at the low-end of TSMC's projected aspirations from last year; the company also just missed its target for density improvement.



Metric	N7 to N5	N5 to N3 (2020 projection)	N5 to N3 (2021 actual)
Logic density improvement	1.87x	1.7x	1.6x
Speed improvement	15%	10-15%	11%
Power draw improvement	-20%	(n/a)	-27%

Source: TSMC, EE Times





Review

- Binary adders are a common building block of digital systems
- Carry is in the critical path
- Mirror adders cells are commonly found in libraries
- Ripple-carry adder is the least complex, lowest energy




Ripple-Carry Adders

3 Berkeley 6 6 6 6 NC SA

Sizing the Mirror Adder





- Carry is in the critical path
- Optimal effort is 4, logical effort is 2
- Drives one carry and one sum input
 - Conveniently split fanout
- All stages equally sized


The Mirror Adder

- •The NMOS and PMOS chains are completely symmetrical.

 A maximum of two series transistors in the carry-generation stack.
- •Only the transistors in the carry stage have to be optimized for optimal speed. All transistors in the sum stage can be smaller.
- •The transistors connected to C_i are placed closest to the output.
- \bullet Minimize the capacitance at node C_o .


Berkeley © S

Transmission Gate Full Adder



6 Berkeley @0

EECS151 L18 ADDERS II Nikolić Fall 2021 6 Ber





Carry Bypass Adders

7 Berkeley 6 9 6 BY NC SA

Carry-Bypass Adder

Also called 'carry skip'






Idea: If (P0 and P1 and P2 and P3 = 1) then $C_{o3} = C_0$, else "kill" or "generate".


Nikolić Fall 2021

Carry-Bypass Adder (cont.)



$$t_{adder} = t_{setup} + M_{tcarry} + (N/M-1)t_{bypass} + (M-1)t_{carry} + t_{sum}$$

Carry Ripple versus Carry Bypass




Depends on technology, design constraints

Nikolić Fall 2021

EECS151 L18 ADDERS II

To Design a Faster Carry-Bypass Adder



- a) Uniform groups of 4 are optimal
- b) Uniform groups >4 are optimal

www.yellkey.com/ahead

- c) Uniform groups <4 are optimal
- d) Increasing group size with higher bit position
- e) Wider groups around mid bit positions are optimal

Berkeley @@@

Faster Carry-Bypass

Berkeley @ ® By NO

Administrivia

- Homework 7 due this week
- Homework 8 due next week
 - In scope for midterm
- All labs need to be checked off by this week!
- Projects (ASIC and FPGA) started, first check point this week
- Midterm 2 is on November 4 at 7pm
 - Review session tonight at 7pm




Carry-Select Adders

Berkeley © © © O SA


EECS151 L18 ADDERS II Nikolić Fall 2021 14 Berkele

Carry-Select Adder




Nikolić Fall 2021

Carry Select Adder: Critical Path




Linear Carry Select




$$t_{add} = t_{setup} + \left(\frac{N}{M}\right) t_{carry} + M t_{mux} + t_{sum}$$

Square Root Carry Select



$$t_{add} = t_{setup} + P \cdot t_{carry} + (\sqrt{2N})t_{mux} + t_{sum}$$

Adder Delays - Comparison



Berkeley © ©

EECS151 L18 ADDERS II Nikolić Fall 2021 19 Berk




Carry-Lookahead Adders

20 Berkeley © \$© BY NC SA

EECS151 L18 ADDERS II Nikolić Fall 2021 20 Berkeley

Lookahead - Basic Idea



$$C_{o, k} = f(A_k, B_k, C_{o, k-1}) = G_k + P_k C_{o, k-1}$$

Lookahead: Topology



$$C_{0,1} = G_1 + P_1C_{i,1} = G_1 + P_1G_0 + P_1P_0C_{i,0}$$

 $C_{i,1} = G_0 + P_0C_{i,0}$


Carry at bit k:


$$C_{o,k} = G_k + P_k(G_{k-1} + P_{k-1}C_{o,k-2})$$

Expanding at bit k:

$$C_{o,k} = G_k + P_k(G_{k-1} + P_{k-1}(...+P_1(G_0 + P_0C_{i,0})...))$$

Carry-lookahead gate grows at each bit position!





Carry Lookahead Trees

Build the carrylookahead tree as a hierarchy of gates

$$C_{0,0} = G_0 + P_0 C_{i,0}$$

$$C_{0,1} = G_1 + P_1C_{i,1} = G_1 + P_1G_0 + P_1P_0C_{i,0}$$

$$C_{0,2} = G_2 + P_2G_1 + P_2P_1G_0 + P_2P_1P_0C_{i,0}$$

= $(G_2 + P_2G_1) + (P_2P_1)(G_0 + P_0C_{i,0}) = G_{2:1} + P_{2:1}C_{0,0}$


Can continue building the tree hierarchically.

Logarithmic (Tree) Adders - Idea

- ☐ "Look ahead" across groups of multiple bits to figure out the carry
 - Example with two bit groups:

$$P_{1:0} = P_1 \cdot P_0$$
, $G_{1:0} = G_1 + P_1 \cdot G_0$, $\rightarrow C_{out1} = G_{1:0} + P_{1:0} \cdot C_{0,in}$


- □ Combine these groups in a tree structure:
 - Delay is now~log₂(N)



Nikolić Fall 2021

Rest of the Tree

- □ Previous picture shows only half of the algorithm
 - Need to generate carries at individual bit positions too



Berkeley © 9 NC

Many Kinds of Tree Adders

- Many ways to construct these tree (or "carry lookahead") adders
 - Many of these variations named after the people who created them
- Most of these vary three basic parameters:
 - Radix: how many bits are combined in each PG gate
 - Previous example was radix 2; often go up to radix 4
 - Tree depth: stages of logic to the final carry. Must be at least log_{Radix}(N)
 - Sparseness



Tree Adders


Sum Carry merge

 (A₁, B₁)
 \(A₂, B₂)
 \(A₃, B₃)
 \(A₄, B₄)
 \(A₄, B₄)
 \(A₄, B₄)
 \(A₇, B₇)
 \(A₇, B₇)
 \(A₇, B₇)
 \(A₇, B₁₀)
 \(A₇, B₁₁)
 \(A₁₁, B₁₁)
 \(A₁₂, B₁₂)
 \(A₁₃, B₁₃)
 \(A₁₄, B₁₄)
 \(A₁₅, B₁₅)
 \(A₁₅, B₁₅) P, G

16-bit radix-2 Kogge-Stone tree

27


Tree Adders



16-bit radix-4 Kogge-Stone Tree

Berkeley © S


Sparse Trees



16-bit radix-2 sparse tree with sparseness of 2

29

Tree Adders



Brent-Kung Tree



Multipliers

Berkeley By NC SA

EECS151 L18 ADDERS II Nikolić Fall 2021 31 Ber

Warmup

Recall long multiplication of base-10 by hand:

• In base-2 (binary), we do the same thing:


Multiplication

$$a_{3}b_{1}$$
 $a_{2}b_{1}$ $a_{1}b_{1}$ $a_{0}b_{1}$ $a_{3}b_{2}$ $a_{2}b_{2}$ $a_{1}b_{2}$ $a_{0}b_{2}$ $a_{2}b_{3}$ $a_{1}b_{3}$ $a_{0}b_{3}$ $a_{0}b_{3}$ Partial production $a_{3}b_{3}$ $a_{2}b_{3}$ $a_{1}b_{3}$ $a_{0}b_{3}$

 $a_1b_0+a_0b_1$ $a_0b_0 \leftarrow Product$

Many different circuits exist for multiplication. Each one has a different balance between speed (performance) and amount of logic (energy, cost).

"Shift and Add" Multiplier



 Performance: N cycles of N-bit additions

- Sums each partial product, one at a time.
- In binary, each partial product is shifted versions of A or O.

Control Algorithm:

- 1. P \leftarrow 0, A \leftarrow multiplicand, B \leftarrow multiplier
- 2. If LSB of B==1 then add A to P else add 0
- 3. Shift [P][B] right 1
- 4. Repeat steps 2 and 3 (n-1) more times.
- 5. [P][B] has product.

Nikolić Fall 2021 34 Berkeley

"Shift and Add" Multiplier

Signed Multiplication:

Remember for 2's complement numbers MSB has negative weight:

$$X = \sum_{i=0}^{N-2} x_i 2^i - x_{n-1} 2^{n-1}$$

ex:
$$-6 = 11010_2 = 0 \cdot 2^0 + 1 \cdot 2^1 + 0 \cdot 2^2 + 1 \cdot 2^3 - 1 \cdot 2^4$$

= 0 + 2 + 0 + 8 - 16 = -6

- Therefore for multiplication:
 - a) subtract final partial product
 - b) sign-extend partial products
- Modifications to shift & add circuit:
 - a) adder/subtractor
 - b) sign-extender on P shifter register

Convince yourself

• What's -3 x 5?

1101 x 0101






Unsigned Parallel Multiplier


37 Berkeley 6 9 6 by NC SA

EECS151 L18 ADDERS II Nikolić Fall 2021 37 Berkeley

Parallel (Array) Multiplier



Performance: What is the critical path?



multiplicand

multiplier


Nikolić Fall 2021

Partial products, one for each bit in multiplier

(each bit needs just one AND gate)

Parallel (Array) Multiplier

Single cycle multiply: Generates all n partial products simultaneously.



Nikolić Fall 2021

Carry-Save Addition

Speeding up multiplication is a matter of speeding up the summing of the partial products.

- "Carry-save" addition can help.
- Carry-save addition passes (saves) the carries to the output, rather than propagating them. carry-save add

carry-propagate add <

Example: sum three numbers,

$$3_{10} = 0011, 2_{10} = 0010, 3_{10} = 0011$$


$$\begin{pmatrix}
3_{10} & 0011 \\
+ & 2_{10} & 0010 \\
c & 0100 & = & 4_{10} \\
s & 0001 & = & 1_{10}
\end{pmatrix}$$
 carry-save add

$$c \frac{0010}{0010} = 2_{10}$$


$$s \frac{0110}{1000} = 8_{10}$$

- In general, carry-save addition takes in 3 numbers and produces 2: "3:2 compressor":
- Whereas, carry-propagate takes 2 and produces 1.
- With this technique, we can avoid carry propagation until final addition


Carry-Save Circuits



- When adding sets of numbers, carry-save can be used on all but the final sum.
- Standard adder (carry propagate) is used for final sum.
- Carry-save is fast (no carry propagation) and inexpensive (full adders)



Array Multiplier Using Carry-Save Addition




What is the critical path?

in

Carry-Save Addition

CSA is associative and commutative. For example:

$$(((X_0 + X_1) + X_2) + X_3) = ((X_0 + X_1) + (X_2 + X_3))$$



- A balanced tree can be used to reduce the logic delay
- It doesn't matter where you add the carries and sums, as long as you eventually do add them
- This structure is the basis of the Wallace Tree Multiplier
- Partial products are summed with the CSA tree. Fast adder (ex: CLA) is used for final sum
- Multiplier delay $\alpha \log_{3/2} N + \log_2 N$


Wallace-Tree Multiplier

Reduce the partial products in logic stages – 4 x 4 example


Partial products

First stage


Bit position	0	1	2	3	4	5	6
p							



Second stage




Final adder



(d)

Wallace-Tree Multiplier




Note: Wallace tree is often slower than an array multiplier in FPGAs (which have optimized carry chains)

Nikolić Fall 2021 45 Berkeley © © ©

Increasing Throughput: Pipelining

- ullet Multipliers have a long critical path: PP generation ullet reduction tree ullet final adder
 - Often pipelined before final adder (2x flip-flops for carry-save)



Berkeley @06

Nikolić Fall 2021 46

Summary

- Adders
 - Carry is in the adder critical path
 - Mirror adders cells are commonly found in libraries
 - Ripple-carry adder is the least complex, lowest energy
 - Carry-bypass, carry-select are usually faster than ripple-carry for bitwidths > 8
- Multipliers
 - Shift-and-add is the most compact
 - Parallel multipliers