EECS 151/251A Discussion 6

Zhaokai Liu 10/5, 10/6 and 10/11

Agenda

- RISC-V Pipeline and Hazards


- FPGA

Pipeline

Single-Cycle vs. Pipelined Performance


Why pipeline?

- In digital design, if clock speed doubles, the performance doubles
- Time constraints must be satisfied



Complete datapath - pipeline

laket:



Hazards

Data Hazard - Stall

Consider a 5-stage pipeline

#	IF	D	EX	М	WB
1	add				
2	sub	add			
3	XoY	sub	odd		
4	OV	XOY	duz	add	
5	6 V	XPV)	Sub	add
6		oγ	Sev	-	Sub
7		Đ٧	1	Xov	_
8		94	1		X01
9			6 Y)
10				9	J
11					6 V

Data Hazard - Stall

Consider a 5-stage pipeline


```
add x3, x1, x2
sub x4, x1, x2
xor x5, x1, x3
or x6, x2, x5
```

#	IF	D	EX	М	WB
1	add				
2	sub	add			
3	xor	sub	add		
4	or	xor	sub	add	
5	or	xor	ı	sub	add
6		or	xor	ı	sub
7		or	-	xor	-
8		or	-	1	xor
9			or	-	-
10				or	-
11					or

Data Hazard - Forwarding

Consider a 5-stage pipeline


add x3, x1, x2 sub x5, x4, x3 # cycle 2 2 3 4 5 6 2 add F D E M W slb * F D - D E M



FDEMW

3

For this datapath, how many extra cycles are taken if a wrong prediction is made?



Consider a 5-stage pipeline

- Branches are **not taken** by default

```
beq x1, x2, imm
add x3, x1, x2
sub x4, x1, x2
xor x5, x1, x2
or x6, x1, x2
...
and x3, x1, x2
nop
```

imm:

#	IF	D	EX	М	WB
1	beg				
2	add	belg			
3	80p	add	beg		
4	Xor	duz		beg	
5	and	XOX	dus	add	beg
6	Nob				l
7	U			/	
8					
9					X
10					7

Consider a 5-stage pipeline

- Branches are not taken by default

```
beq x1, x2, imm
add x3, x1, x2
sub x4, x1, x2
xor x5, x1, x2
or x6, x1, x2
...
and x3, x1, x2
```

imm:

nop

#	IF	D	EX	М	WB
1	beq				
2	add	beq			
3	sub	add	beq		
4	xor	sub	add	beq	
5	and	-	-	-	beq
6	nop	and	-	-	-
7		nop	add	-	-
8			nop	add	-
9				nop	add
10					nop

Consider a 5-stage pipeline

- Branches are taken by default
 - w/ forwarding hardware
 - x1=x2

nop

```
beq x1, x2, imm
add x3, x1, x2
sub x4, x1, x2
xor x5, x1, x2
or x6, x1, x2
...
and x3, x1, x2
```

#	IF	D	EX	М	WB
1	beg				
2	and				
3	hop			/	
4					
5					
6					
7					
8					
9					
10					

Consider a 5-stage pipeline

- Branches are not taken by default
 - w/ forwarding hardware
 - -x1=x2

```
beq x1, x2, imm
add x3, x1, x2
sub x4, x1, x2
xor x5, x1, x2
or x6, x1, x2
```

imm: and x3, x1, x2
nop

#	IF	D	EX	М	WB
1	beq				
2	and	beq			
3	nop	and	beq		
4		nop	and	beq	
5			nop	and	beq
6				nop	and
7					nop
8					
9					
10					

Control Hazard - branch prediction


Base on last choice is a simple but useful strategy Consider the following code:

```
addi x1, x0, 0
addi x2, x0, 1
addi x10, x0, 101
add x1, x1, x2
addi x2, x2, 1
blt x2, x10, -8
nop
                           1 x hot taken
// equivalent to
s = 0:
                         98 x takan
for (i=1; i<101; i++) {
 s += i;
                           I x hot taken
```

FPGA


FPGA Structure

- Array of "Logic Cells" and interconnect
- What are "Logic Cells" exactly?
 - How to implement every possible logic function in finite space?
 - How to adapt to any N-bit wide input?



Implementing Functions with LUTs

- Like a hardware truth table
- Map each input to corresponding output
- Easy to implement
 - Use mux with programmable latches on each input
 - Program latch to correspond to expected output
 - Select output with inputs to LUT, timing is independent of function



What function is this?


Α	В	С	Out
0	0	0	0
1	0	0	0
0	1	0	0
1	1	0	0
0	0	1	0
1	0	1	0
0	1	1	0
1	1	1	1


Α	В	С	Out
0	0	0	0
1	0	0	1
0	1	0	1
1	1	0	0
0	0	1	0
1	0	1	1
0	1	1	0
1	1	1	0

1

Implementing Functions with LUTs

- Array of LUTs and interconnect
 - Here's a proto-FPGA of 3-input LUTs
 - Can perform any combination of 3- input logic functions!
- What if we want to have a 4-input function?






Implementing Functions with LUTs

If you can write a truth table for it (which you can with any combinational block), you can implement it with a single LUT!

- This does not necessarily mean you should implement all combinational functions with a single LUT:
- A combinational block with 64 inputs would require a LUT of 2^64 ≅ 1.84x1019 entries! Just storing all of the output bits would require 2305843 TB of data!

When would you want a 64 input combinational block? How about a 32 bit adder (32 bits for each input operand)

- There is likely a more efficient way of implementing a 64 input combinational block



Building Larger LUTs

- With smaller LUTs
- Let's say we have 3 input LUTs, is there a way we could create a 4 input LUT?



			•	
D	С	В	Α	Out
0	0	0	0	о1
0	0	0	1	o2
0	0	1	0	о3
0	0	1	1	o4
0	1	0	0	05
0	1	0	1	06
0	1	1	0	о7
0	1	1	1	08
D	C	В	Α	Out
1	0	0	0	о9
1	0	0	1	o10
1	0	1	0	o11
1	0	1	1	o12
1	1	0	0	o13
1	1	0	1	o14
1	1	1	0	o15
1	1	1	1	o16

Building Larger LUTs

- Consider a 4-input LUT
 - What the function is this?
- How to build this out of 3 input LUTs?
- Notice how the LUT depends on d
 - Can split into d = 0 and d = 1halves abc inputs look identical!

D	С	В	Α	Out
0	0	0	0	0
0	0	0	1	1
0	0	1	0	1
0	0	1	1	0
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
D	С	В	Α	Out
1	0	0	0	1
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	1
1	'			

d=1

d=0

Building Larger LUTs

