

# EECS 151/251A SP2022 Discussion 3

GSI: Yikuan Chen, Dima Nikiforov

# Agenda

- Administrative
- Finite State Machines (FSM)
- RISC V ISA

# Administrative

- Lab 1, 2, 3 checkoff has **one more week** of extension now
  - If your lab is on Wed/Thur, lab 1,2,3 are due next week.
  - If your lab is on Monday, lab 1,2,3 are due on Monday the week after next
- Piazza discussions – We now have megathread for each lab
  - Use this thread to benefit others as well
  - ...without disclosing your code ☺

# Finite State Machine

# Finite State Machine

○ State is nothing but a stored value of a signal, usually internal, but you could choose to make it visible to the outside.

○ State register is the physical circuit element that stores the state value.

○ FSM is a type of sequential(a.k.a. clocked) logic circuit whose output signal values depend on state (and/or input as well).



# Finite State Machine in Real Life

- E.g. Vending machine
  - Dispenses a soda if it receives at least 25 cents
  - Doesn't return change or rollover to next purchase
  - Customer can insert three different coins:
    - Quarter – 25¢ – Q       $Q = 1$  means inserted a Quarter.
    - Dime – 10¢ – D
    - Nickel – 5¢ – N




Vending Machine

Moore


$S_0, S_5, S_{10}, \dots, S_{25}$

$N=5, D=10, Q=25$

$$X = \overline{Q} \cdot \overline{D} \cdot \overline{N}$$



Mealy



No  $S_{25}$  because dispense (output=1) happens as soon as money is enough → then go back to  $S_0$

# Verilog Realization

Vending Machine Skeleton

```
module vending_machine(  
    input clk, rst,  
    input Q, D, N, // Quarter(25¢), Dime(10¢), Nickle(1¢)  
    output dispense  
);  
  
//①define state registers  
  
//②define state names as local params (optional but recommended)  
  
//③an always@(posedge clk) block to handle state assignment  
  
//④an always@(*) block to handle output for each state and state transition logic  
(both of them may also depend on input)
```

don't  
~~reg a = 0;~~  
Reg a; & do this  
always @ (posedge clk) begin  
 if (rst == 0);  
 ...

parameter / local param  
\$0 = 3'b000;  
\$1 = 3'b001;

# Verilog Realization

```
module vending_machine(  
    input clk, rst,  
    input Q, D, N,  
    output dispense  
) ;  
    //①  
    reg [2:0] NS, CS; //next_state, current_state  
    //② enumerate all states  
    localparam S0 = 3'd0, S5 = 3'd1, S10 = 3'd2, S15 = 3'd3, S20 = 3'd4, S25 = 3'd5;  
    //③  
    always @ (posedge clk) begin  
        if (rst) CS <= S0;  
        else CS <= NS; //in each cycle , we assign current state to be next state  
    end
```

*↙ state always transitions !!  
(transitioning to itself is also  
a valid transition)*

## ④ Mealy vs Moore

```

reg dispense;
always @(*) begin
    NS = CS;
    dispense = 1'b0; ← default output
    case (CS)
        S0: begin
            if (Q == 1'b1) begin
                NS = S0; ← output overwrites default output
                dispense = 1'b1; ← output overwrites default output
            end
            if (D == 1'b1) NS = S10;
            if (N == 1'b1) NS = S5;
            end
        ...
        S15: begin
            if (Q == 1'b1) begin
                NS = S0;
                dispense = 1'b1;
            end
            if (D == 1'b1) begin
                NS = S0;
                dispense = 1'b1;
            end
            if (N == 1'b1) NS = S10;
            end
        ...
        default: NS = S0;
    endcase
end

```

```

wire dispense;
always @(*) begin
    NS = CS;
    case (CS)
        S0: begin
            if (Q == 1'b1) NS = S25;
            if (D == 1'b1) NS = S10;
            if (N == 1'b1) NS = S5;
        end
        S5: begin
            if (Q == 1'b1) NS = S25;
            if (D == 1'b1) NS = S15;
            if (N == 1'b1) NS = S10;
        end
        ...
        S25: begin
            if (Q == 1'b1) NS = S25;
            if (D == 1'b1) NS = S10;
            if (N == 1'b1) NS = S5;
        end
        default:
            NS = S0;
    endcase
end
assign dispense = (CS == S25); ← output
endmodule

```

# Mealy vs Moore

	Mealy	Moore
# of states	fewer	more
Output depend on	input / state	of state
Next state depend on	input / state	input / state .
Is output synchronous?	No	yes .
<u>Output latency</u>	No	yes

# RISC-V

- Reduced Instruction Set Computer ARM, RISC-V..., CISC: x86




- We will use it to make our Final Project
- It is developed at Berkeley! (so is RISC 1,2,3,4)
- Pronounced as risk-five // nothing really risky here...

# Terminologies

- ISA - instruction set architecture – (informal definition) an abstract model that specifies what a CPU could do.
- ALU - arithmetic logic unit + - & | ...
- Immediate - a constant (e.g. ADDI rd rs1 imm means “add the value of imm with rs1 and store it in register rd”)
- PC - program counter //not personal computer
- Byte - an 8 bit value  $KB = 8000 \text{ bit} = 1000 \text{ Byte}$ .
- Word - 32 (64, 16) bit value // depending on the ISA
- Half-word - 16 bit value

# RISC-V ISA



- Load/store architecture: operate on registers, not directly on memory
- Fixed length (32bit) instructions, and Locations of register fields (in these 32 bits) common among instructions

# RV32I is enough to run any C program

- Register loading, arithmetic, logic, memory load/store, branches, jumps
- Additional pseudo-instructions
- Reserved opcodes for extensions
- An incredibly useful doc for RISC V reference (models, syntax...):

<https://www2.eecs.berkeley.edu/Pubs/TechRpts/2014/EECS-2014-54.pdf>



# Instruction Basics

- Arithmetic (R-, I-)
  - ALU modes
- Different versions of same instruction:
  - slt, sltu, slti
  - srl, sra, srli
- Load/store
  - Load: I-type, Store: S-type
  - Byte-addressing, little endian
  - Load/store granularity:
    - sw, sh, sb
    - lw, lh, lhu, lb, lbu
  - \* Sign extension

add e  
add i ↵

	31	25 24	20 19	15 14	12 11	7 6	0	
R-type	funct7	rs2	rs1	funct3	rd	opcode		
I-type	imm[11:0]		rs1	funct3	rd	opcode		
S-type	imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode		
B-type	imm[12 10:5]	rs2	rs1	funct3	imm[4:1 11]	opcode		
U-type		imm[31:12]			rd	opcode		
J-type	imm[20 10:1 11]	imm[19:12]			rd	opcode		

R-type assembly:

<inst> rd, rs1, rs2

I-type assembly:

<inst> rd, rs1, imm

<inst> rd, imm(rs1)

S-type assembly:

<inst> rd, imm(rs2)

# Instruction Basics - 2

*if, for, while ...*

## Conditional Branches

- B-type instructions are formatted like S-type (think: what's different?)
- Branch comparison types - bltu, blt, beq

## Jumps

- jal (J-type), jalr (I-type) *function call*
- 21b offset relative to PC vs 12b offset relative to an arbitrary address stored in rs1
- Both write PC+4 to rd unless rd == x0

## Upper Immediate

- U-type used to get upper 20 bits of an immediate into rd
- auipc (add upper immediate to pc) also adds immediate to current PC

	31	25 24	20 19	15 14	12 11	7 6	0	
R-type	funct7	rs2	rs1	funct3	rd	opcode		
I-type	imm[11:0]		rs1	funct3	rd	opcode		
S-type	imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode		
B-type	imm[12 10:5]	rs2	rs1	funct3	imm[4:1 11]	opcode		
U-type			imm[31:12]		rd	opcode		
J-type	imm[20 10:1 11]	imm[19:12]		rd	opcode			

B-type assembly:

<inst> rsl, imm(rs2)

J-type assembly:

jal rd, label(21bit offset relative to pc) //stores return address in a register

U-type assembly:

<inst> rd, imm