

Review

- Binary division is a slow, iterative process
- Non-restoring division speeds it up

EECS151 L22 LATCHES, FLIP-FLOPS

- SRT divider, higher radix, redundant number representation
- Timing analysis for early and late signal arrivals
- Flip-flop-based pipelines are a lot easier to analyze than latch-based ones
- Latches are based on positive feedback


EECS151 L22 LATCHES, FLIP-FLOPS


Nikolić Fall 2021


Nikolić Fall 2021


2 Berkeley © S S N NC SA


Berkeley @086

















































Flip-Flops


Flip-Flops


20 Berkeley 2030


19





























Writing into a Cross-Coupled Pair



- This is a 5T SRAM cell
 - Access transistor must be able to overpower the feedback; therefore must be large
 - Easier to write a 0, harder to write 1
- Can implement as a transmission gate as well; single-ended 6T cell
- There is a better solution...


EECS151 L22 LATCHES, FLIP-FLOPS

Nikolić Fall 2021

Berkeley © ®

33





Since it is easier to write a 0 through NMOS, write only 0s, but on opposite sides! When reading, measure the difference

EECS151 L22 LATCHES, FLIP-FLOPS

Nikolić Fall 2021

Berkeley @090

