





Complete RV32I Datapath with Control DataD Reg[rs1] Inst[11:7] Inst[19:15] Inst[24:20] DataW IMEM **DMEM** Inst [31:7] Reg[rs2] lmm. MemRW
Memory Access Instruction Decode/ Instruction Fetch Write **ALU Execute** Register Read (F) (X) Back (M)(D) 4 Berkeley (W) EECS151 L10 FPGA Nikolić, Fall 2021


,











Pipelining Hazards

A hazard is a situation that prevents starting the next instruction in the next clock cycle


1) Structural hazard

- A required resource is busy (e.g. needed in multiple stages)
- 2) Data hazard
- Data dependency between instructions
- Need to wait for previous instruction to complete its data read/write
- Control hazard
 - Flow of execution depends on previous instruction

EECS151 L10 FPGA

Nikolić, Fall 2021

10 Berkeley @@@@



Observation

If branch not taken, then instructions fetched sequentially after branch are correct


If branch or jump taken, then need to flush incorrect instructions from pipeline by converting to NOPs

12

EECS151 L10 FPGA

12 Berkeley @09

Nikolić, Fall 2021




Reducing Branch Penalties

- Every taken branch in simple pipeline costs 2 'dead' cycles
- To improve performance, use "branch prediction" to guess which way branch will go earlier in pipeline
- Only flush pipeline if branch prediction was incorrect

EECS151 L10 FPGA

Nikolić, Fall 2021

Berkeley @000



• How many data hazards exist in the following sequence (assuming a 5-stage pipeline)?


add x3, x1, x2


or x5, x3, x4


add x2, x5, x3


lw x6, x2, 12


sw x1, x6, 36














Look-Up Table Implementation

- Implement truth table in small memories
 - SRAM/Latch arrays
 - "Latch" is actually a flip-flop
- n-bit LUT is implemented as a $2^n * 1$ memory:
 - ullet inputs choose one of 2^n memory locations.
 - memory locations (latches) are normally loaded with values from user's configuration bit stream.
 - Inputs to mux control are the CLB inputs.
- Result is a general purpose "logic gate".
 - n-LUT can implement any function of n inputs!

latch

23 Berkeley @@

Berkeley @08

INPUTS

EECS151 L10 FPGA


23


Look-Up Table Implementation


- An n-LUT is a direct implementation of a function truth-table.
- Each location holds the value of the function corresponding to one input combination.
- LUT size grows exponentially with # of inputs.
 - 64 input LUT requires $2^{64} = 1.84 * 10^{19}$ bits storage.
 - \bullet 4-input \sim 8-input LUT


Example: 4-LUT INPUTS 0000 F(0,0,0,0) \leftarrow store in 1st latch 0001 $F(0,0,0,1) \leftarrow$ store in 2nd latch 0010 F(0,0,1,0) 0011 F(0,0,1,1) 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111


EECS151 L10 FPGA



























Configurable Interconnect
Between rows and columns of CLBs are wiring channels.
These are programable. Each wire can be connected in many ways.
Switch Box:

Each interconnection has a transistor switch.
Each switch is controlled by 1-bit configuration register.



Diverse Resources on FPGA

Colors represent different types of resources:

Logic

Block RAM

DSPs

Clocking


I/O


Serial I/O + PCI


A routing fabric runs throughout the chip to wire everything together.


Virtex-5 Die Photo

[Xilinx]









Summary

- Pipelining increases throughput
 - Structural, control and data hazards exist
- FPGAs are widely used for hardware prototyping and accelerating key applications.
- Core FPGA building blocks:
 - Configurable Logic Blocks (CLBs)
 - Slices
 - Look-Up Tables
 - Flip-Flops
 - Carry chain
 - Configurable Interconnect
 - Switch boxes
- Modern FPGA Designs:
 - BRAMs, DSPs, and Al Engines

EECS151 L10 FPGA

Nikolić, Fall 202

