# **EECS151: Introduction to Digital Design and ICs**

# Lecture 2 - Design Process

## **Bora Nikolić**

At HotChips'19 Cerebras announced the largest chip in the world at 8.5 in x 8.5in with 1.2 trillion transistors, and 15kW of power, aimed for training of deep-learning neural networks

At HotChips'21 they showed the next version in 7nm CMOS, with

46,225 mm² silicon 2.6 Trillion transistors 850,000 Al optimized core 40 Gigabytes on-chip men 20 Petabyte/s memory bandwid 220 Petabit/s fabric bandwidth




Sean Lie, HotChips'21

Berkeley @000

### Review

- Moore's law is slowing down
  - There are continued improvements in technology, but at a slower pace
- Dennard's scaling has ended a decade ago
  - All designs are now power limited
- Specialization and customization provides added performance
  - Under power constraints and stagnant technology
- Design costs are high
  - Methodology and better reuse to rescue!
  - Abstraction, modularity, regularity are the keys
    - And creativity!







**Digital Logic** 



## Implementing Digital Systems

• Digital systems implement a set of Boolean equations



• How do we implement a digital system?

Berkeley ©000

Berkeley @000

## Modern (Mostly) Digital System-On-A-Chip




- 4x 'Firestorm' Large CPUs
- 4x 'Icestorm' Small CPUs
- GPU
- Neural processing unit (NPU)
- Lots of memory
- DDR memory interfaces





Berkeley @000


## **Design Process**




## Design Abstractions in EECS151/251A


• Up to 2.49GHz


Design through layers of abstractions





Berkeley @000

















https://efabless.com/projects/35 16 Berkeley @090

https://github.com/efabless/openlane





## Boolean Logic in A Nutshell



	. 5 . 5										
	Name	Boolean equation	Symbol	Tre	uth ta	ble	٦				
		_	NOT/INV	Α	Ou	t					
	NOT or Inverter	Out = $\overline{A}$	A Out	0	1			C:n	gle i	anut.	
				1	0		L	Oiii	gie ii	ipoi	
			BUF out	Α	Ou						
	Buffer	Out = A	A → Out	0	0	<u>.                                    </u>					
				1	1	_					
			A NAND2		١.		J				
	NAND	Out = $\overline{A \cdot B}$	B ) ) = 55.5	Α	В	Out					
				0	0	1					
				0	1	1		Α	В	Out	
	NOR		A NOR2 <sub>Out</sub>	1	0	1		0	0	1	
9	NOR	Out = $\overline{A + B}$	B	1	1	0		0	1	0	
			• 2					1	0	0	
	In CMOS, basic logic gates are inverting							1	1	0	

## Berkeley @000

## More Logic Gates

Name	Boolean equation	Symbol	Trutl	h tab	le
			Α	В	Out
AND	Out $=A \cdot B$	AOut	0	0	0
		₿	0	1	0
			1	0	0
	<u>ا</u>		1	1	1
In CMOS	В	Out			
		Α	Α	В	Out
OR	Out $=A + B$	Out B	0	0	0
			0	1	1
In CMOS	A.	Out	1	0	1
in CMOS	в_ )>	<b>-</b>  >⊶≕	1	1	1

## More Logic Gates

Name	Boolean equation	n Symbol	Truth table			
			Α	В	Out	
Exclusive OR	Out $=A \oplus B$	AOut	0	0	0	
XOR			0	1	1	
			1	0	1	
			1	1	0	
		A Out	Α	В	Out	
Exclusive NOR	Out $=A \oplus B$	<sub>B</sub> ))	0	0	1	
XNOR		1	0	1	0	
			1	0	0	
			1	1	1	

• XOR and XNOR are both inverting and non-inverting

## Berkeley @000

## 20 Berkeley @000

Berkeley @000

## Multi-Input Gates

And-Or-Invert

3-Input NAND  $\mathsf{Out} = \overline{\mathsf{A} \cdot \mathsf{B} \cdot \mathsf{C}}$ 

Boolean equation Out =  $\overline{A \cdot B + C}$ 


• Single gate in modern CMOS usually doesn't have more than 3-4 inputs

	0	0	0 1 1			1		
	0	0				1		
	0	1				1		
	0	1				1		
	1	0	1	0		1		
	1	0	1	1		1		
	1	1	1			1		
	1 1			1	1			
	Α		В		С		Out	
	0		0		0		1	
	0 0		0		1		0	
			1		0		1	
			1		1		0	
	1		0		0		1	

A B C Out

# Combinational Logic (CL) Blocks

Example four-input function:




- Output a function only of the current inputs (no history).
- Truth-table representation of function. Output is explicitly specified for each input combination.
- In general, CL blocks have more than one output signal, in which case, the truth-table will have multiple output

Α	В	С	D	Out
0	0	0	0	F(0,0,0,0)
0	0	0	1	F(0,0,0,1)
0	0	1	0	F(0,0,1,0)
0	0	1	1	F(0,0,1,1)
0	1	0	0	F(0,1,0,0)
0	1	0	1	F(0,1,0,1)
0	1	1	0	F(0,1,1,0)
0	1	1	1	F(0,1,1,1)
1	0	0	0	F(1,0,0,0)
1	0	0	1	F(1,0,0,1)
1	0	1	0	F(1,0,1,0)
1	0	1	1	F(1,0,1,1)
1	1	0	0	F(1,1,0,0)
1	1	0	1	F(1,1,0,1)
1	1	1	0	F(1,1,1,0)
1	1	1	1	F(1,1,1,1)

## Example CL Block

• 2-bit adder. Takes two 2-bit integers and produces 3-bit result.



Think about truth table for 32-bit adder. It's possible to write out, but it might take a while!

	١			١			
A1	Α0	В1	во	C2	C1	C0	
0	0	0	0	0	0	0	
0	0	0	1	0	0	1	
0	0	1	0	0	1	0	
0	0	1	1	0	1	1	
0	1	0	0	0	0	1	
0	1	0	1	0	1	0	
0	1	1	0	0	1	1	
0	1	1	1	1	0	0	
1	0	0	0	0	1	0	
1	0	0	1	0	1	1	
1	0	1	0	1	0	0	
1	0	1	1	1	0	1	
1	1	0	0	0	1	1	
1	1	0	1	1	0	0	
1	1	1	0	1	0	1	
1	1	1	1	1	1	0	

EECS151/251A L02 DESIGN

Total number of possible truth tables with 4 inputs is:

- a) 4
- b) 16

www.yellkey.com/foot

- c) 256
- d) 16,384
- e) 65,536
- f) None of the above







22 Berkeley ©000

## Peer Instruction

Total number of possible truth tables with 4 inputs is:

- a) 4
- b) 16

www.yellkey.com/leg

- c) 256
- d) 16,384
- e) 65,536
- f) None of the above



NAND

Logic Circuit



• A logic gate can be implemented in different ways

Sizing of transistors (W/L) in CMOS changes properties (delay, power, size) of a logic gate




Mechanical LEGO logic gates. A clockwise rotation represents a binary "one" while a counter-clockwise rotation represents a

Berkeley ©000

25 Berkeley @000

27 Berkeley @000

## Sequential Logic Blocks




- Output is a function of both the current inputs and the state.
- State represents the memory.
- State is a function of previous inputs.
- In synchronous digital systems, state is updated on each clock tick.

EECS151/251A L02 DESIGN

## Flip-Flop as A Sequential Circuit


- ullet Synchronous state element transfers its input to the output on a rising (or, rarely, falling) clock edge
- Flip-flop Out • Rising edge Signifies 'edge triggered'
- 4-bit register



## Register Transfer Level Abstraction (RTL)

Any synchronous digital circuit can be represented with:

- Combinational Logic (CL) blocks, plus
- State elements (registers or memories)
- Clock orchestrates sequencing of CL operations



 State elements are combined with CL blocks to control the flow of data.

## Administrivia

- Labs and discussions start this week
- Lab 1 posted, please start it before coming to the lab session
- Lab 2 is more involved
  - Be prepared
  - Verilog primer
- Homework 1 posted this week, due next Friday
  - Start early

# Berkeley ©000

## 29 Berkeley ©000



EECS151/251A L02 DESIGN

Design Metrics: Robustness

## What Makes Circuits Digital?

- Chips are noisy
- Supply noise will appear at the output of the logic gate







- ${}^{\bullet}$  The following logic gate should still interpret its inputs as 0s and 1s
- This necessary property is called "Restoration" or "Regeneration"
- A lot of money was spent in the past to unsuccessfully make logic out of nonregererative gates
  - Some of emerging CMOS replacements don't have gain...


Berkeley @000

Berkeley @090

# Beneath the Digital Abstraction Voltage Transfer Characteristic A gate should interpret everything that is close to 0V as a logic 0 And everything close to V<sub>DD</sub> as a logic 1 VoH V<sub>DD</sub> Logic levels: Mapping a continuous voltage onto a discrete binary logic variable Low (0): [0, V<sub>L</sub>] High (1): [V<sub>H</sub>, V<sub>DD</sub>] VoH V<sub>DD</sub> VoH V<sub>DD</sub> No Switching Threshold In CMOS: VoH V<sub>DD</sub> VoH V<sub>DD</sub>








## Delay Definitions


- Delay calculations need to be additive
  - Calculate the delay from the same point in the waveform



FECS151/251A L02 DESIGN

## Digital Logic Timing

 The longest propagation delay through CL blocks sets the maximum clock frequency



- To increase clock rate:
  - Find the longest path
  - Make it faster

42 Berkeley 3099

44 Berkeley @000

Berkeley ©000

Berkeley @000

## **Performance**

- Throughput
  - Number of tasks performed in a unit of time (operations per second)
  - E.g. Google TPUv3 board performs 420 TFLOPS (10<sup>12</sup> floating-point operations per second, where a floating point operation is

    BFLOAT16)
  - Watch out for 'op' definitions can be a 1-b ADD or a double-precision FP add (or more complex task)
  - Peak vs. average throughput

## Latency

- How long does a task take from start to finish
- $^{\bullet}$  E.g. facial recognition on a phone takes 10's of ms
- Sometime expressed in terms of clock cycles
- Average vs. 'tail' latency



EECS151/251A L02 DESIGN

Design Metrics: Energy and Power

Berkeley @000

Berkeley ©000

Energy and Power

- Energy (in joules (J))
  - Needed to perform a task
  - $^{\bullet}$  Add two numbers or fetch a datum from memory
    - (or fetch two numbers, add them and store in memory)
  - Active and standby
  - $^{\bullet}$  Battery stores certain amount of energy (in Ws = J or Wh)
  - That is what utility charges for (in kWh)
- Power (in watts (W))
  - ullet Energy dissipated in time (W = J/s)
  - Sets cooling requirements
    - ullet Heat spreader, size of a heat sink, forced air, liquid,  $\dots$



Liquid

45 Berkeley ©000


fixed cost



Design Metrics: Cost

Cos

- Non-recurring engineering (NRE) costs
- Cost to develop a design (product)
  - Amortized over all units shipped
  - E.g. \$20M in development adds \$.20 to each of 100M units
- Recurring costs
  - Cost to manufacture, test and package a unit
  - Processed wafer cost is ~10k (around 16nm node) which yields:
    - 1 Cerebras chip
    - 50-100 large FPGAs or GPUs
    - 200 laptop CPUs
    - >1000 cell phone SoCs




cost per IC = variable cost per IC +

Die Cost

EECS151/251A L02 DESIGN

EECS151/251A L02 DESIGN




## Yield

 $Y = \frac{\text{No. of good chips per wafer}}{\text{Total number of chips per wafer}} \times 100\%$ 


 $\mbox{Die cost} = \frac{\mbox{Wafer cost}}{\mbox{Dies per wafer} \times \mbox{Die yield}}$ 

Dies per wafer =  $\frac{\pi \times (\text{wafer diameter/2})^2}{\text{die area}} - \frac{\pi \times \text{wafer diameter}}{\sqrt{2} \times \text{die area}}$ 



Defects

Yield = 0.25



Yield = 0.76

 $\text{die yield} = \left(1 + \frac{\text{defects per unit area} \times \text{die area}}{\alpha}\right)^{-\alpha}$ 

 $\alpha$  is approximately 3

 $die cost = f(die area)^4$ 

Berkeley © © © EECS151/251A L02 DESIGN

Berkeley @09@

## Summary

- The design process involves traversing the abstraction layers of specification, modeling, architecture, RTL design and physical implementation
- Tests follow the design refinements
- Targets are processors, FPGAs or ASICs
- Automated design flows help manage the complexity
- Optimize for performance, energy and cost

Berkeley @000