

# EECS 151/251A

## Discussion 11 Flip Flops

Daniel Grubb, 11/9, 11/10, 11/15/21

# Administrivia

- Midterm 2 scores released
  - Regrades ASAP
- Homework 9 due ~~Monday~~ Tuesday
- Project checkpoint 2 this week



· Homework 10 due Tuesday, Nov. 23<sup>rd</sup>

# Outline

- Latches
- Flip flops
- Timing
- Non-idealities


# Sequential Logic and Timing

- How do we design synchronous systems?
- How do we store information? Static vs dynamic? Examples?




# Latch Timing


- A latch is a level sensitive storage element
  - Can be **positive** or **negative**
- Positive latch is transparent when clock is high, opaque when clock is low
  - Timing relative to the **falling edge of the clock**
  - Transparent:  $q=d$ , sampled value held when latch is opaque
  - $T_{\text{clk-q}}$ : time from rising edge of clock to output change
  - $T_{\text{d-q}}$ : time from input to output when latch is transparent




# Latch Types



Feedback-breaking latch




State-forcing latch




SR latch

S	R	Q	$\bar{Q}$
0	0	latch	latch
0	1	0	1
1	0	1	0
1	1	0	0




Transmission gate






# Flip Flops

- Single bit registers





- Two latches
  - Commonly used
  - L2 holds output stable when clock is high
  - Negative hold time




- Pulsed-clock latch
  - Latch becomes transparent for the pulse duration, then holds data
  - Not common anymore
  - Positive hold time
  - How to generate the pulse?

# Hold, Setup, Clk-q Times




How is this FF implemented?  
Positive or negative FF?



- Hold time: data must be stable **after the clock edge**
  - Violations are mostly fatal!
  - Can be negative
- Setup time: data must be stable **before the clock edge**
  - Violations can be worked around
- Clk-q time: delay from a clock edge to  $q=d$ 
  - Essentially the delay of one latch



# Example




R	S	Q	$\bar{Q}$
0	0	1	1
0	1	0	1
1	0	1	0
1	1	latch	latch

- a) What type of circuit is this (flip flop, latch, combinational, other)?
- b) If the circuit is a flip flop, is it a positive or negative edge triggered flip flop? If the circuit is a latch, is it a transparent-high or transparent-low latch?


flip flop

positive edge triggered

# Timing Constraints




- Setup:  $T_{clk} \geq t_{clk-q} + t_{logic,max} + t_{setup}$ 
  - The clock period must be greater than the critical path delay
- Hold:  $t_{hold} < t_{clk-q} + t_{logic,min}$ 
  - The minimum logic delay must be greater than the hold time



# False Paths


- Be careful about finding the critical path by statically adding up delays
- Some paths may not be exercised depending on the logic structure
- What is the critical path in this circuit?



# Clock Skew




- Skew: the **deterministic** clock arrival time difference between two flops
  - Launching flop -> receiving flop
  - Positive skew implies receiving clock arrives later than to the launching
    - That path has more time
  - Negative skew implies receiving clock arrives earlier than to the launching
    - That path has less time
- Updated equations
  - Setup:  $T_{clk} > t_{clk-q} + t_{logic,max} + t_{setup} - t_{skew} + t_j$ 
    - Positive skew -> more time to propagate
  - Hold:  $t_{hold} + t_{skew} + t_j < t_{clk-q} + t_{logic,min}$ 
    - Skew effect is opposite to the effect on setup



# Clock Jitter

- Jitter: the **non-deterministic** difference in clock arrival times
  - Types: period & cycle-to-cycle
  - Treated similarly to skew in timing calculations
    - Assume worst case jitter in the unfavorable direction for timing calculation
  - Lump jitter of both the launching and receiving FFs into an equivalent skew
  - New equation?




$$T_{clk} \geq t_{clk-q} + t_{l,max} + t_{su} - t_{sk} + t_j$$

$$t_h + t_{sk} + t_j < t_{clk-q} + t_{l,min}$$

# Timing Example I

Consider the following sequential circuit. The minimum and maximum logic delays are annotated on the figure. The flip-flops have the following properties:  $t_{clk-q} = 50ps$ ,  $t_{setup} = 50ps$ , and  $t_{hold} = 25ps$ .




- $T_{min}$ ? Meets hold?

$$\begin{aligned}
 &\text{setup} \\
 &T_{min} \geq t_{clk-q} + t_{L,max} + t_{su} \\
 &\quad \geq 50ps + 500ps + 50ps \\
 &\quad \geq 600ps \\
 &\text{hold} \\
 &25ps < 50ps + 25ps \quad \checkmark \\
 &\quad \quad t_{clk-q} \quad t_{p,min}
 \end{aligned}$$

# Timing Example I

- Each buffer: 50ps
- $T_{\min}$ ? Meets hold?
- What if we add 50ps of jitter?

c) Now let's include a clock distribution network for this circuit, as shown below. Assume the delay of each clock buffer has an delay of 50ps (unaffected by fanout, etc.) and has no variation. Continue to assume no jitter. What is the minimum clock cycle time?



$$T_{\min} \geq t_{clk-q} + t_{l,max} + t_{su} - t_{sk}$$

$$50 + 500 + 50 - 50$$

$$\geq 550ps$$

$$600ps + 50$$

$$t_h + t_{sk} < t_{clk-q} + t_{l,min} \quad (1)$$

$$25 + -50 < 50 + 25$$

$$-25 < 75 \quad \checkmark$$

$$25 + 50 < 50 + 75 \quad (2)$$

$$75 < 125 \quad \checkmark$$

w/ jitter: (add in the worst case)

$$T_{\min} \geq T_{\min,0} + 50ps$$


$$\geq 600ps$$

$$t_h + t_{sk} + t_j < t_{clk-q} + t_{l,min}$$

$$25 + 50 + 50 < 50 + 75 \quad \times$$

# Timing Example II

In this problem, you are asked to perform setup and hold timing analyses of the given circuit. Each flip flop is identical with a clock-to-Q delay of  $t_{c-q} = 50ps$ , setup time of  $t_{setup} = 75ps$  and a hold time of  $t_{hold} = 85ps$ . The signal  $SEL$  (and  $\overline{SEL}$ ) is an input to the circuit, and while its logic value is unknown to you, assume that it is constant during normal operation.



make sure to notice the false path


$$\begin{aligned}
 T_{min} &\geq t_{clk-q} + t_{l,max} + t_{su} \\
 &\geq 50ps + (315ps + 260ps) + 75ps \\
 &\geq 700ps
 \end{aligned}$$

- (a) Given that there is no skew between the clock signals, what is the minimum clock period this circuit can operate with?



# Timing Example III


(a) Without modifying the circuit, derive the maximum clock frequency.



Critical path:  $80 + 20 + 30 + 30 = 160\text{ps}$   
 $+ t_{\text{clk-q}} + t_{\text{su}}$

# Timing Example III

- (b) Now retime the circuit (without changing the latency between any input and the output) to maximize the clock frequency. Assume that you cannot move the gray registers on the border of the circuit. Draw the new circuit and derive the new maximum clock frequency.




- Critical observation is that critical path can't be cut in half without changing functionality because of the register in feedback  
↳ cut the critical path after feedback reg as pictured


# Reset

- Why do we care about reset?
- Two main reset strategies
  - Synchronous: reset can only occur when the clock is toggling
  - Asynchronous: reset can occur without the clock toggling
    - Reset should still be deasserted synchronously
- FF overhead? Distributing reset?

**Synchronous  
Reset**




**Asynchronous  
Reset**



# Latch Timing

- FF timing
  - Data launches on rising edge and must arrive before next rising edge
  - The system fails if it does not arrive on time
- Latch timing
  - Data can pass through a latch while it is transparent
    - More flexibility
  - Short paths can “pass slack” and long paths can “borrow time”
  - More in EE241B
- FFs are easier to use, but latches can achieve better performance and have more flexibility



# Practical Clock Considerations

- The clock is distributed across the chip using a clock tree + related circuits
  - Clock tree fans out to all clocked element and uses buffers
  - Tools try to balance paths from the source to leaf nodes
  - Different strategies including ad-hoc, meshes, h-trees, etc. depending on needs
  - Clock tree affects skew+jitter, costs power and area
- PLLs/DLLs can be used to sync internal clock
  - Help regulate clock in presence of noise, temperature change, etc.
- Designers give tools SDCs (ASIC) to constrain timing
  - Defining clocks, setting false paths, delays, uncertainty, etc.
- Clock gating to reduce dynamic power (how?)
- Multiple clock domains
  - Need to synchronize between domains, synchronize resets
  - Single bit synchronizers, async queues for multi-bit domain crossings
- Lots of practical effects in a real tapeout!
  - Common interview questions too!

