EECS 151/251A Discussion 4

Alisha Menon 9/20/21, 9/21/21, 9/23/21

Administrativia

- Homework 3 is out due Monday 9/27, 12:00am
- Homework 4 out this week.

Agenda


- DeMorgan's Law
 - Bubble pushing
- Karnaugh maps
 - POS
 - SOP
- Finite state machines


DeMorgan's Law: Bubble Pushing

- (x+y)' = x'y'
- (xy)' = x' + y'
- Bubble = inversion (NOT)


DeMorgan's Law: Bubble Pushing


- (x+y)' = x'y'
- (xy)' = x' + y'
- Bubble = inversion (NOT)
- For a single gate:
 - Swap AND for OR & vice versa
 - Backward pushing: add bubbles to input






Forward pushing: add bubbles to output





Bubble Pushing Example



SoP & PoS

Α	В	С	Out
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1


SoP

K-maps

- K-Maps: visual & systematic Boolean simplification
- 2 important Boolean identities:
 - (1+A)=1
 - (A+Ā)=1
- Leverages gray coding to organize neighboring minterms
 - Adjacent minterms only differ by a single bit!
- Key to solving: form groups of 1's by multiples of 2
 - As large & as few as possible
 - Overlapping is OK, wrap boundary where possible
 - Write AND expression for each group
 - Make new SoP expression

K-map example

$$F(A,B) = \overline{A}B + \overline{A}$$



Simplification – Karnaugh maps (SOP)

а	b	С	f
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0

	00	01	11	10
0				
1				


Simplification – Karnaugh maps (POS)

а	b	С	f
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0

	00	01	11	10
0				
1				

4-input K-map example

$$F(A,B) = \overline{A}\overline{B}\overline{C}\overline{D} + \overline{$$



Finite state machines

FSM review 2500

- Sequential circuit where output depends on present and past inputs
- Has finite number of states, and can only be in one state at a time
- Combinational logic used to calculate next state and output
- Represented by state transition diagram







Moore vs. Mealy FSM

	Moore	Mealy
Output function		
# states		
Output synchronous		
Output delay		

Example - Vending Machine FSM

- Dispenses a soda if it receives at least 25 cents
 - Doesn't return change or rollover to next purchase
- Customer can insert three different coins:
 - Quarter 25¢ Q
 - Dime 10¢ D
 - Nickel 5¢ N

Moore Vending Machine

```
module vending_machine(
    input clk, rst,
    input Q, D, N,
    output dispense
);
```

Mealy Vending Machine

```
module vending_machine(
    input clk, rst,
    input Q, D, N,
    output dispense
);
```

Verilog Implementation

- Two main sections:
 - State transition (sequential)
 - State/output logic (combinational)

```
module vending_machine()

// inputs, outputs, clk, rst

// define state bits

// define state names as local params

// state transitions

// next state and output logic
endmodule
```

Setup and state transitions

```
module vending machine (
    input clk, rst,
    input Q, D, N,
    output dispense
);
reg [2:0] NS, CS;
localparam S0 = 3'd0,
           S5 = 3' d1,
           S10 = 3' d2
           S15 = 3'd3,
           S20 = 3'd4
           S25 = 3'd5;
always @(posedge clk) begin
    if (rst) CS <= S0;
    else CS <= NS;
end
```

Moore vs. Mealy combinational logic


```
always @(*) begin
                                                reg dispense;
    NS = CS;
                                                always @(*) begin
                                                    NS = CS;
    case (CS)
        S0: begin
                                                    dispense = 1'b0;
            if (Q == 1'b1) NS = S25;
                                                    case (CS)
            if (D == 1'b1) NS = S10;
                                                        S0: begin
            if (N == 1'b1) NS = S5;
                                                            if (Q == 1'b1) begin
                                                                NS = S0;
        end
        S5: begin
                                                                dispense = 1'b1;
            if (Q == 1'b1) NS = S25;
                                                            end
            if (D == 1'b1) NS = S15;
                                                            if (D == 1'b1) NS = S10;
            if (N == 1'b1) NS = S10;
                                                            if (N == 1'b1) NS = S5;
        end
                                                        end
        . . .
                                                        . . .
        S25: begin
                                                        S15: begin
            if (0 == 1'b1) NS = S25;
                                                            if (Q == 1'b1) begin
            if (D == 1'b1) NS = S10;
                                                                NS = S0;
            if (N == 1'b1) NS = S5;
                                                                dispense = 1'b1;
        end
                                                            end
                                                            if (D == 1'b1) begin
        default: NS = S0;
                                                                NS = S0;
    endcase
                                                                dispense = 1'b1;
end
                                                            end
assign dispense = (CS == S25);
                                                            if (N == 1'b1) NS = S10;
                                                        end
endmodule.
                                                        . . .
                                                        default: NS = S0;
                                                    endcase
                                                end
                                                endmodule
```


DeMorgan's Law: Bubble Pushing

- (x+y)' = x'y'
- (xy)' = x' + y'
- Bubble = inversion (NOT)


DeMorgan's Law: Bubble Pushing


- (x+y)' = x'y'
- (xy)' = x' + y'
- Bubble = inversion (NOT)
- For a single gate:
 - Swap AND for OR & vice versa
 - Backward pushing: add bubbles to input






Forward pushing: add bubbles to output





Bubble Pushing Example



SoP & PoS

Α	В	С	Out
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1


SoP PoS

K-maps

- K-Maps: visual & systematic Boolean simplification
- 2 important Boolean identities:
 - (1+A)=1
 - (A+Ā)=1
- Leverages gray coding to organize neighboring minterms
 - Adjacent minterms only differ by a single bit!
- Key to solving: form groups of 1's by multiples of 2
 - As large & as few as possible
 - Overlapping is OK, wrap boundary where possible
 - Write AND expression for each group
 - Make new SoP expression

K-map example

$$F(A,B) = \overline{A}B + \overline{A}$$



Simplification – Karnaugh maps (SOP)

а	b	С	f
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0

	00	01	11	10
0				
1				

Simplification – Karnaugh maps (POS)

a	b	C	f
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0

	00	01	11	10
0				
1				

4-input K-map example

$$F(A,B) = \overline{A}\overline{B}\overline{C}\overline{D} + \overline{A}\overline{B}\overline{C}\overline{D} + \overline{A}B\overline{C}\overline{D} + \overline{A}B\overline{C}\overline{D}$$

