### **EECS151: Introduction to Digital Design and ICs**

#### **Lecture 7 - Finite State Machines**

#### **Bora Nikolić**

September 7, 2021, EETimes 5G Takes to the Stars

Get ready to never have an excuse to be off the grid again. The latest update to the 5G New Radio (5G NR) standard will enable compatible devices to connect with 5G capable satellites anywhere in the world, without requiring specialist phones to get networked.



Artist's rendering of an Inmarsat-6 satellite, which will support 5G (Source: Inmarsat.)

Nikolić, Fall 202

#### Berkeley @000

#### Review

- Combinational logic:
  - The outputs only depend on the current values of the inputs (memoryless)
  - The functional specification of a combinational circuit can be expressed as:
    - A truth table
    - A Boolean equation
- Boolean algebra
  - Deal with variables that are either True or False
  - Map naturally to hardware logic gates
  - Use theorems of Boolean algebra and Karnaugh maps to simplify equations
- Finite state machines: Common example of sequential logic
- ullet Common job interview questions lacktriangle

Nikolić, Fall 202






#### Finite-State Machines

 $_{\scriptscriptstyle riangle}\mathsf{Sequential}$  logic

- Combinational logic:
  - Memoryless: the outputs only dependent on the current inputs.
- Sequential logic:
  - $^{\bullet}$  Memory: the outputs depend on both current and previous values of the inputs.
    - Distill the prior inputs into a smaller amount of information, i.e., states.
  - State: the information about a circuit
    - Influences the circuit's future behavior
    - Stored in Flip-flops and Latches
  - Finite State Machines:
    - Useful representation for designing sequential circuits
    - As with all sequential circuits: output depends on present and past inputs
    - We will first learn how to design by hand then how to implement in Verilog.

• , . . .



Berkeley @000

Berkeley @000

#### FSM Example

- Cat Brain (Simplified...)
  - Inputs:
    - Feeding
    - Petting
  - Outputs:
    - Eyes: open or close
    - Mouth: open or close
  - States:
    - Eating
    - Sleeping
    - Annoyed...

ates:
• Fatin






Nikolić, Fall 20

Berkeley 6000

### FSM State Transition Diagram


- States:
  - Circles
- Outputs:
- Labeled in each state
  - Arcs
- Inputs:
  - Arcs





#### FSM Symbolic State Transition Table


Current State	Inputs	Next State
Eat	Feeding	Eat
Eat	Petting	Sleep
Sleep	Feeding	Sleep
Sleep	Petting	Annoyed
Annoyed	Feeding	Eat
Annoyed	Petting	Annoyed



#### FSM Encoded State Transition Table

)		S1	SO	Х	S1'	SO'
State	Encoding	0	0	0	0	0
Eat	00	0	0	1	0	- 1
Sleep	01	0	1	0	0	1
Annoyed	10	0	1	1	1	0
		1	0	0	0	0
		1	0	1	1	0

$SO' = \overline{S1S0}X + \overline{S1}S0\overline{X} = \overline{S1}(\overline{S0}X + S0\overline{X}) = \overline{S1}(S0 \oplus X)$
$C1' - \overline{C1}C0V + C1\overline{C0}V - (C1\Delta C0)V$



irrent State	Inputs	Next State
Eat	Feeding	Eat
Eat	Petting	Sleep
Sleep	Feeding	Sleep
Sleep	Petting	Annoyed
Annoyed	Feeding	Eat
Annoyed	Petting	Annoyed

Berkeley @000

)





#### FSM Output Table

State	Encoding
Eat	00
Sleep	01
Annoyed	10

Curren	Current State		puts
<b>S1</b>	SO	E	M
0	0	1	1
0	1	0	0
1	0	1	0


Outputs		Encoding
Eyes	Mouth	
Open	Open	11
Close	Close	00
Open	Close	10







#### FSM Gate Representation



#### FSM Design Process

- Specify circuit function
- Draw state transition diagram
- Write down symbolic state transition table
- Write down encoded state transition table
- Derive logic equations
- Derive circuit diagram
  - Register to hold state
  - Combinational logic for next state and outputs

#### FSM State Encoding

- Binary encoding:
  - i.e., for four states, 00, 01, 10, 11
- One-hot encoding
  - One state bit per state
  - Only one state bit TRUE at once
  - i.e., for four states, 0001, 0010, 0100, 1000
  - Requires more flip-flops
  - Often next state and output logic can be simpler

Administrivia

- Homework 3 is due next Monday
  - Homework 4 will be posted this week, due before midterm 1
- Lab 4 this week
- Lab 5 next week
- Midterm 1 on October 7, 7-8:30pm




Moore and Mealy FSMs

Berkeley @000

Berkeley @000

#### Moore's vs Mealy's FSMs

- Next state is always determined by current state and inputs
- Differ in output logic:
  - Moore FSM: outputs depend only on current state
  - Mealy FSM: outputs depend on current state and inputs



Example: Edge Detector

- A bit stream that is received one bit at a time.
- Output:
  - 0/1
- Circuit:
  - input bit stream changes from 0 to 1.

• Asserts its output to be true when the

000111010

Bitstream

Edge

Edge

Detector

Berkeley ©000

Berkeley @000

Berkeley @090

Berkeley @000


# 

OUT=1

OUT=0

Input	Current State	Next State	Output
0	Zero (00)	Zero	0

#### State Transition Diagram Solution A




		Output
Zero (00)	Zero	0
Zero (00)	Change	0
Change (01)	Zero	1
Change (01)	One	1
One (11)	Zero	0
One (11)	One	0
	Zero (00) Change (01) Change (01) One (11)	Zero (00)         Change           Change (01)         Zero           Change (01)         One           One (11)         Zero

Nikolić, Fal

Berkeley @000

# State Transition Diagram Solution A




00 01 11 10


0 1 0

Input	Current State	Next State	Output	
0	Zero (00)	Zero	0	
1	Zero (00)	Change	0	
0	Change (01)	Zero	1	
1	Change (01)	One	1	
0	One (11)	Zero	0	
1	One (11)	One	0	


Berkeley @000



#### State Transition Diagram Solution B




Input	Current State	Next State	Output
0	Zero (0)	Zero	0
1	Zero (0)	One	1
0	One (1)	Zero	0
1	One (1)	One	0



#### Edge Detection Timing Diagrams

OUT= NOT (CS1) AND CS0



- $\bullet\;$  Solution A (Moore) : both edges of output follow the clock
- Solution B (Mealy): output rises with input rising edge and is asynchronous wrt the clock, output fails synchronous with next clock edge

#### FSM Comparison

#### Solution A

#### Moore Machine

- output function only of current state
- maybe more states (why?)
- synchronous outputs
  - Input glitches not sent to output
  - one cycle "delay"
  - full cycle of stable output

#### Solution B

#### Mealy Machine

- output function of both current = & input
- maybe fewer states
- asynchronous outputs
- if input glitches, so does output
- output immediately available
- output may not be stable long enough to be useful (below):


CLK N OUT CLY

If output of Mealy FSM goes through combinational logic before being registered, the CL might delay the signal and it could be missed by the clock edge (or violate setup time requirement)

Nikolić, Fall 202

Berkeley ©000

#### Quiz: Which of the diagrams are Moore machines?



A. AC B. BD C. AD D. BC

www.yellkey.com/oil



#### FSMs in Verilog

Berkeley ©000

EECS151 L07 FSMS

#### Implement FSM with Verilog


- Specify circuit function
- Draw state transition diagram
- Write down symbolic state transition table
- Assign encodings (bit patterns) to symbolic states
- Code as Verilog behavioral description
  - Use parameters to represent encoded states
  - Use separate always blocks for register assignment and combinational logic block
  - Use case statement for combinational logic.
    - Within each case section (state), assign outputs and next state based on inputs
    - Moore: outputs only dependent on states not on inputs



#### Finite State Machine in Verilog

#### **State Transition Diagram**

#### Circuit Diagram





### Finite State Machine in Verilog module FSM1(clk, rst, in, out);




in=0 IDI F out=0 in=1 S0 S1 out=0 out=1 in=1

// always block for state register always @(posedge clk) if (rst) current state <= IDLE; else current\_state <= next\_state;</pre>

A separate always block should be used for combination logic part of FSM. Next state and output generation. (Always blocks in a design work in parallel.)





#### Finite State Machine in Verilog (cont.)






Within case only need to specify exceptions to the

nominal values.


Note: The use of "blocking assignments" allow signal values to be "rewritten" (evaluated immediately), simplifying the specification

## Edge Detector Example

# Mealy Machine



EECS151 L07 FSMS



Moore Machine

### Berkeley @000

#### Summary

end

- Finite state machines: Common example of sequential logic
  - Moore's machine: Output depends only on the current state
  - Mealy's machine: Output depends on the current state and the input
- Large state machines can be factored
- Common Verilog patterns for FSMs
- Common job interview questions ⊕

29 Berkeley ©000

Berkeley @000