

EECS 151/251A

SP2022 Discussion #2

GSI: DIMA NIKIFOROV, YIKUAN CHEN

Agenda

- Administrivia
- More Verilog
- Testbenches
- Combinational Logic

Administrivia


- Thoughts on hybrid instruction/labs?
- Homework 2 posted

More Verilog

Blocking vs. Nonblocking

Blocking:


```
reg c, out;  
wire a, b, d;  
always @(*) begin  
    c = a | b;  
    out = c & d;  
end
```




- Don't mix blocking and nonblocking!
- When would you use either one?

Non-Blocking:

```
reg c, out;  
wire a, b, clk;  
always @(posedge clk) begin  
    //use val of 'out' before clk edge  
    c <= out | a;  
    //use val of 'c' before clk edge  
    out <= c & b;  
end
```



Race Conditions: Synthesis vs. Simulation




Want: a register pipeline

Determine:

1. Does it synthesize correctly?
2. Does it simulate correctly?
 - Note: always blocks may simulate in any order
3. Is it good coding practice?

Candidate #1:

```
always @(posedge clk) begin
    q1 = d;
    q2 = q1;
    q3 = q2;
end
```



Handwritten red annotations: A bracket on the left groups the three assignment lines. A circle highlights the 'posedge' keyword. A line points from the 'posedge' circle to a D flip-flop symbol. The flip-flop has inputs labeled 'q1' and 'q2' and an output labeled 'q3'.

```
Candidate #2: FIN
always @ (posedge clk) begin
    q3 = q2;
    q2 = q1;
    q1 = d;
end
```

Candidate #3:

```
always @ (posedge clk) begin
    q1 <= d;
    q2 <= q1;
    q3 <= q2;
end
```

Candidate #4:

```
always @(posedge clk) q1 = d;  
always @(posedge clk) q2 = q1;  
always @(posedge clk) q3 = q2;
```

```
Candidate #5:
always @(posedge clk) q3 = q2;
always @(posedge clk) q2 = q1;
always @(posedge clk) q1 = d;
```

```
Candidate #6:
always @(posedge clk) q1 <= d;
always @(posedge clk) q2 <= q1;
always @(posedge clk) q3 <= q2;
```


Testbenches

What's a Testbench?

$\frac{21\ top.v}{\uparrow}$
top

$\frac{21\ top-tb.v}{\uparrow}$
sim top

- Tool to verify that design behaves as specified
- Generate inputs to drive design
- Compare outputs against expected results



Example Testbench

```
`timescale 1 ns / 1 ps
module my_tb();
  internal {
    reg tb_in;
    wire tb_out;
    reg tb_clk;
    integer i=0;

    { initial clk = 0;
      always #(`CLOCK PERIOD/2) clk <= ~clk;
    }
    "Z1Top" my_module dut (.clk(tb_clk), .in(tb_in), .out(tb_out));

    initial begin
      // Drive inputs and check here
    end
  end
endmodule
```

#1 → 1ns
#3 → 3ns.

behavior of stimuli signal

What Makes a Good Testbench?

- Code coverage:
 - Statements
 - Branches
 - Toggles
 - States
- Functional coverage
 - Features/Requirements






```
module adder (  
    input signed [63:0] A,  
    input signed [63:0] B,  
    output signed [63:0] Y,  
    output zero, negative  
);  
always @(*) begin  
    Y = A + B;  
    negative = Y[63];  
    if (Y == 64'b0) begin  
        zero = 1'b1;  
    end else begin  
        zero = 1'b0;  
    end  
end  
endmodule
```

Combinational Logic



$$\overline{\overline{AB(C+D)} \cdot E}$$

Boolean Algebra: DeMorgan's

- First step towards logic simplification
- Recall: $(x+y)' = x'y'$, $(xy)' = x'+y'$
- Bubble = inversion (NOT)
- Steps for a single gate:
 1. Swap AND for OR & vice versa
 2. Backward pushing: add bubbles to inputs
 3. Forward pushing: add bubbles to output



$$\overline{A \cdot B} = \overline{A} + \overline{B}$$




Canonical Forms

SoP

- Sum of Products (SoP):

- $\bar{B}C + A\bar{B} + \bar{A}B\bar{C}$




minterm

Product of Sum


- ~~Sum of Products (SoP):~~

- $(\bar{B} + \bar{C})(\bar{A} + \bar{B})(A + B + C')$



Max term

Truth Tables



$$\overline{(A+B)} \cdot C = (A+B) + \bar{C}$$

Handwritten red text showing the simplification of the logic expression. The expression $\overline{(A+B)} \cdot C$ is shown, followed by an equals sign and the expression $(A+B) + \bar{C}$. Below this, the expression $(A+B) + \bar{C}$ is shown again, with a blue line underlining it and the word 'I' written below it.

A	B	C	Out
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

Truth Tables

A	B	C	Out
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

SoP

$$\bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}C + ABC + AB\bar{C} + ABC$$


PoS

2-input K-Map

$$F(A,B) = \bar{A}B + \underline{AB} + \underline{A\bar{B}}$$

01 ↑

$$F = \underline{A+B} = \overline{\bar{A}\bar{B}}$$



4-input K-Map

$$\begin{aligned} F(A,B) = & \bar{A}\bar{B}\bar{C}\bar{D} + \bar{A}\bar{B}c\bar{D} \\ & + \\ & \bar{A}B\bar{C}\bar{D} + \bar{A}B\bar{C}D + \\ & AB\bar{C}\bar{D} + ABC\bar{D} + \\ & A\bar{B}CD + A\bar{B}\bar{C}\bar{D} + \\ & ABCD \end{aligned}$$

AB \ CD	00	01	11	10
00				
01				
11				
10				

Questions?
