

inst.eecs.berkeley.edu/~eecs151

EECS151 : Introduction to Digital Design and ICs


Lecture 15 – Logical Effort

Bora Nikolić



Samsung Foundry Promises Gate All-Around in '22

October 14, 2021, EETimes - Samsung Foundry recently held its Foundry Forum where it revealed some details of its semiconductor process roadmaps and fab expansion. Samsung is being most aggressive pursuing the next generation of transistor technology, with plans to reach mass production ahead of TSMC and Intel. Samsung's 3-nanometer process will use the gate-all-around (GAA) transistor structure, which the foundry calls MBCFET (Multi-bridge channel FET) and will be in production first half of 2022. TSMC will wait another generation until its N2 process to deliver GAA some time in 2023.



EETimes

Nikolić Fall 2021



EECS151 L15 LOGICAL EFFORT

1

Review

- Delay is a linear function of R and C
- Delay optimization is critical to improve the frequency of the circuit.
- The dimensions of a transistor affect its capacitance and resistance.
- We use RC delay model to describe the delay of a circuit.

EECS151 L15 LOGICAL EFFORT

Nikolić Fall 2021



2



Minimizing Logic Delay

EECS151 L15 LOGICAL EFFORT


Nikolić Fall 2021

3

3

How Do We Optimize the Delay?

- How fast can a pipelined processor run?
- What is the fastest adder?




EECS151 L15 LOGICAL EFFORT

Nikolić Fall 2021

4

4

Inverter RC Delay



- $t_p = R_{eq}(C_p + C_L) = R_{eq}(C_{in}/\gamma + C_L)$
 - $\gamma = 1$ (closer to 1.2 in recent processes)
- $t_p = R_{eq}C_{in}(1 + C_L/C_{in}) = \tau_{INV}(1 + f)$
 - Propagation delay is proportional to fanout
- Normalized Delay = $1 + f$


$$\text{Fanout} = f = C_L/C_{in}$$

$$t_p = \tau_{INV}(1 + f)$$

Generalizing to Arbitrary Gates

- Delay has two components: $d = f + p$
- h : effort delay = gh (a.k.a. stage effort)
 - Again has two components
- g : logical effort
 - Measures relative ability of gate to deliver current
 - $g = 1$ for inverter
- f : electrical effort = C_{out} / C_{in}
 - Ratio of output to input capacitance
 - Sometimes called fanout
- p : parasitic delay
 - Represents delay of gate driving no load
 - Set by internal parasitic capacitance

Inverter Delay



- Parasitic p is the ratio of intrinsic capacitance to an inverter
 - $p(\text{inverter}) =$
- Logical Effort g is the ratio of input capacitance to an inverter
 - $g(\text{inverter}) =$
- Electrical Effort h is the ratio of the load capacitance to the input capacitance
 - $h(\text{inverter}) =$
- Delay $= p + h = p + g * f = 1 + f$

EECS151 L15 LOGICAL EFFORT

Nikolić Fall 2021



7

Berkeley



7

NAND2 Gate



EECS151 L15 LOGICAL EFFORT

Nikolić Fall 2021


8

Berkeley



8

Logical Effort of NAND2 Gate



- In velocity-saturated devices I_{on} of a stack is $2/3$ (not a half) of two devices
 - So the correct upsizing factor is 1.5 (not 2)
- We will use 2, as it makes calculations easier


EECS151 L15 LOGICAL EFFORT

Nikolić Fall 2021

9 Berkeley UNIVERSITY OF CALIFORNIA

9

NOR2 Gate




EECS151 L15 LOGICAL EFFORT

Nikolić Fall 2021

10 Berkeley UNIVERSITY OF CALIFORNIA

10

Example: Inverter Chain



Logical Effort: $g =$

Electrical Effort: $f =$

Parasitic Delay: $p =$

Stage Delay: $d =$

Total Delay: $d_{\text{total}} =$

EECS151 L15 LOGICAL EFFORT


Nikolić Fall 2021

11



11

Optimize Delay of an Inverter Chain



Given C_{in}, C_L ($F = C_L/C_{\text{in}}$)

How to optimally size inverter chain to minimize delay?

...There are $N-1$ unknowns: C_2, C_3, \dots, C_N

$d = (1 + C_2/C_{\text{in}}) + (1 + C_3/C_2) + \dots + (C_L/C_N)$

Solution: All delays are equal, $C_2/C_{\text{in}} = C_3/C_2 = \dots = C_L/C_N$

$$\frac{C_{i+1}}{C_i} = \sqrt[N]{\frac{C_L}{C_{\text{in}}}}$$

$$C_i = \sqrt{C_{i+1} C_{i-1}}$$

EECS151 L15 LOGICAL EFFORT

Nikolić Fall 2021


12



12

Example: FO4 Inverter

- Estimate the delay of a fanout-of-4 (FO4) inverter



Logical Effort: $g =$

Electrical Effort: $f =$

Parasitic Delay: $p =$

Stage Delay: $d =$

EECS151 L15 LOGICAL EFFORT


Nikolić Fall 2021 13



13

Example: FO4 Inverter

- Estimate the delay of a fanout-of-4 (FO4) inverter



Logical Effort: $g = 1$

Electrical Effort: $f = 4$

Parasitic Delay: $p = 1$

Stage Delay: $d = 5$

Fanout-of-4 is commonly used to
normalize the circuit
delay across technologies

EECS151 L15 LOGICAL EFFORT

Nikolić Fall 2021 14



14


Multi-stage Logic Networks

- Logical effort generalizes to multistage networks

- *Path Logical Effort* $G = \prod g_i$

- *Path Electrical Effort* $F = \frac{C_{\text{out-path}}}{C_{\text{in-path}}}$

- *Path Effort* $H = \prod h_i = \prod g_i f_i$



EECS151 L15 LOGICAL EFFORT

Nikolić Fall 2021

15 Berkeley UNIVERSITY OF CALIFORNIA

15

Branching Effect

$$b = \frac{C_{\text{on path}} + C_{\text{off path}}}{C_{\text{on path}}} \quad B = \prod b_i$$

$$G = 1$$

$$F = 90 / 5 = 18$$


$$GF = 18$$

$$f_1 = (15 + 15) / 5 = 6$$

$$f_2 = 90 / 15 = 6$$

$$B = 2$$

$$F = g_1 g_2 h_1 h_2 = 36 = BGH$$



EECS151 L15 LOGICAL EFFORT

Nikolić Fall 2021

16 Berkeley UNIVERSITY OF CALIFORNIA

16

Designing Fast Circuits

$$D = \sum d_i = D_F + P$$

- Delay is smallest when each stage bears same effort

$$\hat{h} = g_i f_i = H^{\frac{1}{N}}$$

- Thus minimum delay of N stage path is

$$D = NH^{\frac{1}{N}} + P$$

- And we can find the gate sizes that result in optimal delay

EECS151 L15 LOGICAL EFFORT

Nikolić Fall 2021

17

Berkeley
UNIVERSITY OF CALIFORNIA


17

Example: Best Number of Stages

- How many stages should a path use?
 - Minimizing number of stages is not always fastest
- Example: drive 64-bit datapath with unit inverter

$$D = NF^{1/N} + P$$

$$= N(64)^{1/N} + N$$



EECS151 L15 LOGICAL EFFORT

Nikolić Fall 2021

18

Berkeley
UNIVERSITY OF CALIFORNIA


18

Example: Best Number of Stages

- How many stages should a path use?
 - Minimizing number of stages is not always fastest
- Example: drive 64-bit datapath with unit inverter

$$D = NF^{1/N} + P$$

$$= N(64)^{1/N} + N$$



EECS151 L15 LOGICAL EFFORT

Nikolić Fall 2021

19



Berkeley



19

Best Stage Effort

- How many stages should a path use?
 - To drive given capacitance



- Define best stage effort $\rho = F^{1/N}$
- Neglecting parasitics ($p_{inv} = 0$), we find $\rho = e = 2.718$
- For $p_{inv} = 1$, solve numerically for $\rho = 3.59$
- Choose 4 – less stages, less energy

EECS151 L15 LOGICAL EFFORT

Nikolić Fall 2021

20

Berkeley



20

Logical Efforts Method

- 1) Compute path effort $F = GBH$
- 2) Estimate best number of stages $N = \log_4 F$
- 3) Sketch path with N stages $D = NF^{\frac{1}{N}} + P$
- 4) Estimate least delay $\hat{f} = F^{\frac{1}{N}}$
- 5) Determine best stage effort $C_{in_i} = \frac{g_i C_{out_i}}{\hat{f}}$
- 6) Find gate sizes

EECS151 L15 LOGICAL EFFORT


Nikolić Fall 2021

21



21

Example: Optimize Delay



$$\begin{array}{llll} g = 1 & g = 3/2 & g = 4/2 & g = 1 \\ f = a & f = b/a & f = c/b & f = 5/c \end{array}$$

Effective fanout, $F =$ $G =$ $H =$ $h =$ $a =$ $b =$


EECS151 L15 LOGICAL EFFORT

Nikolić Fall 2021

22



22




Example: What is the fastest NAND8?


EECS151 L15 LOGICAL EFFORT

Nikolić Fall 2021

23 Berkeley UNIVERSITY OF CALIFORNIA



23




Administrivia

- Homework 6 due this week
- Projects (ASIC and FPGA) start this week

EECS151 L15 LOGICAL EFFORT

Nikolić Fall 2021



24 Berkeley UNIVERSITY OF CALIFORNIA




24

Logical Effort Design Examples

- For which F should we buffer?



- Sizing inverter fork



EECS151 L15 LOGICAL EFFORT

Nikolić Fall 2021

25

Berkeley
UNIVERSITY OF CALIFORNIA

25



Wires

EECS151 L15 LOGICAL EFFORT

Nikolić Fall 2021


26

Berkeley
UNIVERSITY OF CALIFORNIA

26

A modern technology is mostly wires

- Transistors are little things under the wires
- Many layers of wires
- Wires are as important as transistors
 - Speed and power



EECS151 L15 LOGICAL EFFORT

Nikolić Fall 2021

27


Berkeley



27

Wire Resistance

- ρ = resistivity ($\Omega \cdot \text{m}$)
- $$R = \frac{\rho}{t} \frac{l}{w} = R_{\square} \frac{l}{w}$$
- R_{\square} = sheet resistance (Ω/\square)
 - \square is a dimensionless unit(!)
- Count number of squares
 - $R = R_{\square} * (\# \text{ of squares})$



EECS151 L15 LOGICAL EFFORT

Nikolić Fall 2021

28


Berkeley



28

Wire Capacitance

- Wire has capacitance per unit length
 - To neighbors
 - To layers above and below
- $C_{\text{total}} = C_{\text{top}} + C_{\text{bot}} + 2C_{\text{adj}}$



29




Wire Delay

30

Wire RC Model

- Wires are a distributed system
 - Approximate with lumped element models
- 3-segment pi-model is accurate to 3% in simulation




EECS151 L15 LOGICAL EFFORT

Nikolić Fall 2021

31 Berkeley UNIVERSITY OF CALIFORNIA

31

Elmore Delay for RC Tree



$$t_{pd} \approx \sum_{\text{nodes } i} R_{i\text{-to-source}} C_i$$

$$= R_1 C_1 + (R_1 + R_2) C_2 + \dots + (R_1 + R_2 + \dots + R_N) C_N$$


EECS151 L15 LOGICAL EFFORT

Nikolić Fall 2021

32 Berkeley UNIVERSITY OF CALIFORNIA

32

Example: RC Delay with Wire and Gate



EECS151 L15 LOGICAL EFFORT

Nikolić Fall 2021


33

Berkeley



33

Logical Effort with Wires



EECS151 L15 LOGICAL EFFORT

Nikolić Fall 2021

34

Berkeley



34

Summary

- Two delay components in logical effort:
 - Parasitic delay (p)
 - Effort delay (F)
 - Logical effort (g): intrinsic complexity of the gate
 - Electrical effort (h): load capacitance dependent
- Wires are modelled as RC
 - Most commonly just C for hand analysis