
# EECS 151/251A Homework 5

Due 11:59pm Friday, October 15<sup>th</sup>, 2021

## 1 Complementary CMOS

Choose the simplified boolean expression for the function described by the CMOS circuit below.



(a)

A) 
$$\overline{(A+B)(C+D)}$$

B) 
$$\overline{(AB+CD)}$$

C) 
$$\overline{(AC + DB)}$$

D) 
$$\overline{(A+C)(D+B)}$$

Solution:

A

(b)

A) 
$$\overline{(C+AB)D}$$

B) 
$$C(A+B)+\overline{D}$$

C) 
$$\overline{\overline{C(A+B)} + D}$$

D) 
$$(C + AB)\overline{D}$$

### Solution:

В

(c)

A) 
$$\overline{A(B+C)+DE}$$

B) 
$$(D + \overline{E})(\overline{A} + \overline{BC})$$

C) 
$$\overline{(D+E)(A+BC)}$$


D) 
$$(\overline{A}(\overline{B} + \overline{C}) + \overline{DE})$$

Solution:

Α

# 2 XOR

(a) Below is a CMOS implementation of a 3-input XOR gate. Complete the circuit by filling in the signal name in the boxes.



Sol		
$\sim$ 0	ma	on.
$\mathcal{S}^{O}$	ւստ	on.


В

(b) Is the gate shown above a complementary CMOS gate?

#### Solution:

YES. The pull down and pull up network are not complementary. But this gate has self-duality  $(f(x_1, x_2, ...) = \overline{f}(\overline{x_1}, \overline{x_2}, ...))$ . So it operates as if it's a complementary gate. For all possible inputs (besides the during the transition) the output is a low-impedance node. And it has one and only one path connect to one of the supplies).

(c) Below is a passgate logic implementation of a 3 input XOR gate. Choose the signals that connect to the second stage NMOS gates.




A) [	С	$\overline{C}$
в)	$\overline{C}$	C
C) [	С	С
D)	$\overline{C}$	$\overline{C}$

2


1


Solution:	
В	



## 3 Voltage Transfer Characteristic (VTC)

Using the transitor-as-a-switch model, write transition points in the voltage transfer characteristic for the circuit below. You will eventually recognize this as half of a 6T CMOS SRAM bit-cell. Assume that  $|V_{th,p}| = V_{th,n} = V_{DD}/4$  and that  $R_{on,p} = R_{on,n}$ . For example, if the transition point is  $(\frac{1}{2}V_{dd}, \frac{1}{3}V_{dd})$ , write  $\frac{1}{2}, \frac{1}{3}$  in the boxes. If there is only one or two transition points in the middle of the VTC, write 0,0 in the boxes.





#### Solution:

(1/4, 1)

(3/4, 2/3)

(1, 1/2)

There is no 'transition' at the third transition point (y doesn't drop to zero). X = Vdd because the input range is [0, Vdd].