EECS151: Introduction to Digital Design and ICs

Lecture 17 - Energy, Adders

Bora Nikolić

Brain implant bypasses the eyes to help blind users "see" images October 20, 2021, NewAtlas - While there are already eye implants that allow billiad to see simple patterns, Spanish scientists have recently had success with a different approach. They bypassed the eyes, producing perceivable images by directly stimulating the brain's visual cortex. The experimental system incorporates a forward-facing "artificial retina" mounted on an ordinary pair of glasses worn by the user. That device detects light from the visual field in front of the glasses, and converts it to electrical signals which are transmitted to a three-dimensional matrix of 96 nicro-electrodes implanted in the user's brain



Berkeley @000

Review

- Wire contributes to delay, especially in modern technology
- We can use RC model to capture wire delays
- Energy becomes an increasingly important optimization goal
 - Dynamic energy
 - Static energy






Dynamic Power

Berkeley ⊚000

Charging and Discharging a Capacitor

- When the gate output rises
 - Energy stored in capacitor is $E_C = \frac{1}{2} \, C_L V_{DD}^2$
 - But energy drawn from the supply is

$$E_{VDD} = \int_{0}^{\infty} I(t) \mathcal{V}_{DD} dt = \int_{0}^{\infty} C_{L} \frac{dV}{dt} \mathcal{V}_{DD} dt$$
$$= C_{L} \mathcal{V}_{DD} \int_{0}^{V_{DD}} dV = C_{L} \mathcal{V}_{DD}^{2}$$



- When the gate output transitions HL
 - Energy in capacitor is dumped to GND
 - Dissipated as heat in the NMOS transistor

 $P_{\text{switching}} = \alpha C V_{DD}^2 f$



Dynamic Power Reduction


How can we limit switching power?

- Try to minimize:
 - Activity factor
 - Capacitance
 - Supply voltage Frequency

 $P_{\text{switching}} = \alpha C V_{DD}^2 f$

Reduce Activity Factor

- Clock gating
- The best way to reduce the activity is to turn off the clock to registers in inactive blocks
 - Saves clock activity (clock a = 1)
 - Eliminates all switching activity in the block
 - Requires determining if block will be used



Berkeley ©000


Reduce Capacitance

- Gate capacitance
 - Fewer stages of logic
 - Smaller gate sizes
- Wire capacitance
 - Good floorplanning to keep communicating blocks close to each other

Reduce Voltage/Frequency

$$P_{\text{switching}} = \alpha C V_{DD}^2 f$$
 &

- Run each block at the lowest possible voltage and frequency that meets performance requirements
- Voltage domains
 - Provide separate supplies to different blocks
- Dynamic voltage/frequency scaling
 - ullet Adjust V_{DD} and f according to workload




 $P_{\text{switching}} = \alpha C V_{DD}^2 f$

Berkeley @000

Berkeley @000





Berkeley ⊚000

Berkeley ©000

Berkeley @000



EECS151 L17 ADDERS

- Homework 7 due this week
 - No new homework next week
- All labs need to be checked off by this week!

• Only justified when circuit sleeps long enough

- Projects (ASIC and FPGA) started
- Midterm 2 is on November 4 at 7pm
 - Review session this Wednesday at 7pm



Single-Bit Full-Adder

Wake-Up Time

Binary Adders

1


Berkeley @000

Berkeley ©000

Berkeley @090


Binary Adder Adders

module add32(i0,i1,sum);
input [31:0] i0,i1;
output [31:0] sum; assign sum = i0 + i1; endmodule



What's inside? Depends on: - Performance/power requirements

- Number of bits



EECS151 L17 ADDERS


EECS151 L17 ADDERS

					0
A	В	C _{in}	c _°	S	Carry Status
0	0	0			
0	0	1			
0	1	0			
0	1	1			
1	0	0			
1	0	1			
1	1	0			
1	1	1			
	-				

Carry status = {generate, propagate, delete}

Single-Bit Full Adder

Logic equations



 $S = A \oplus B \oplus Ci$

$$S = A \overline{B} \overline{C_i} + \overline{A} B \overline{C_i} + \overline{A} \overline{B} C_i + A B Ci$$


$$C_o = A B + B Ci + A Ci$$

Static CMOS Full Adder

• Direct mapping of logic equations

$$\frac{C_o}{C_o} = \frac{A B + B Ci + A Ci}{AB + C_i(A + B)}$$

$$S = ABC_i + (A + B + C_i) \overline{C_o}$$



Express Sum and Carry as a function of P, G, D

- Define generate, propagate and delete as functions of A, B
 - Will use two at a time

Generate (G) = AB					
Propagate (P) = $A + B$ (or $A \oplus B$)					
Delete = A B					

Α	В	C _{in}	G	P	К	c _°	s
0	0	0	0	0	1	0	0
		1				0	1
0	1	0	0	1	0	0	1
		1				1	0
1	0	0	0	1	0	0	1
		1				1	0
1	1	0	1	Х	0	1	0
		1				1	1


Can also derive expressions for C_o based on D and P



Berkeley @000

The Ripple-Carry Adder

• 4-bit adder



Worst case delay linear with the number of bits


$$t_d = O(N)$$

$$t_{adder} = (N-1)t_{carry} + t_{sum}$$

Goal: Make the fastest possible carry path circuit

Berkeley @000


Inversion Property



$$\begin{split} \bar{S}(A,B,C_{i}) &= S(\bar{A},\bar{B},\overline{C}_{i}) \\ \overline{C}_{o}(A,B,C_{i}) &= C_{o}(\bar{A},\bar{B},\overline{C}_{i}) \end{split}$$

Berkeley @000


Minimize Critical Path by Reducing Inverting Stages



Exploit Inversion Property


22 Berkeley ©000

A Better Structure: The Mirror Adder



24 transistors

Sizing the Mirror Adder



→ C_{Ci} =


• Reduce size of Generate and Delete stacks to reduce diffusion loading

The Mirror Adder

- •The NMOS and PMOS chains are completely symmetrical.
- A maximum of two series transistors in the carry-generation stack.
- Only the transistors in the carry stage have to be optimized for optimal speed. All transistors in the sum stage can be smaller.
- ullet The transistors connected to $C_{{}_{\rm i}}$ are placed closest to the output.
- ullet Minimize the capacitance at node C_{o} .







Berkeley @000




Carry Bypass Adders

Berkeley ⊚000

Berkeley @000

Carry-Bypass Adder


Also called 'carry skip'



Idea: If (P0 and P1 and P2 and P3 = 1) then $C_{o3} = C_0$, else "kill" or "generate".




Carry-Bypass Adder (cont.)



 $= t_{setup} + M_{tcarry} + (N/M-1)t_{bypass} + (M-1)t_{carry}$

Berkeley @000

Carry Ripple versus Carry Bypass




• Depends on technology, design constraints

EECS151 L17 ADDERS

Berkeley @000

To Design a Faster Carry-Bypass Adder



- a) Uniform groups of 4 are optimal
- b) Uniform groups >4 are optimal


www.yellkey.com/cover


c) Uniform groups <4 are optimal


EECS151 L17 ADDERS

- d) Increasing group size with higher bit position
- e) Wider groups around mid bit positions are optimal

Faster Carry-Bypass







- Binary adders are a common building block of digital systems
- Carry is in the critical path
- Mirror adders cells are commonly found in libraries
- Ripple-carry adder is the least complex, lowest energy
- Carry-bypass, carry-select are usually faster than ripple-carry for bitwidths > 8

