EECS151: Introduction to Digital Design and ICs

Lecture 9 – RISC-V ISA, Pipelining

Bora Nikolić

August 20, 2021, Tom's hardware

Tesla Packs 50 Billion Transistors Onto D1 Dojo Chip Designed to Conquer Artificial Intelligence Training

D1 delivers 362 TeraFLOPs of power.

Called the D1, the chip resembles a part of the Dojo supercomputer used to train Al models inside Tesla HQ, which are later deployed in various applications. The D1 chip is a product of TSMC's manufacturing efforts, forged in a 7nm semiconductor node. Packing over 50 billion transistors, the chip boasts a huge die size of 645mm².





Image credit: Dennis Hong / Twitter



Review

- RISC-V ISA
 - Open, with increasing adoption
- RISC-V processor
 - A large state machine
 - Datapath + control
 - Reviewed R-, I-, S-format instructions and corresponding datapath elements



RISC-V B-Format Instructions

3 Berkeley © S O BY NC SA

EECS151 L09 PIPELINING
Nikolić, Fall 2021

Datapath So Far (R-, I-, S Instruction Types) Add DataD Reg[rs1] Inst[11:7] AddrD PC addr Inst[19:15] **DataR** рс **DataA** alu inst **AddrA** pc+4 mem addr Inst[24:20] **AddrB ALU** DataB **DataW IMEM DMEM** Reg[] Inst Reg[rs2] clk clk [31:7] lmm. Gen Imm[31:0] **Bsel MemRW ALUSel WBSel** Inst[31:0] **ImmSel** RegWEn

Control logic

B-Format - RISC-V Conditional Branches


- E.g., BEQ x1, x2, Label
- Branches read two registers but don't write a register (similar to stores)
- How to encode label, i.e., where to branch to?

RISC-V Feature, n×16-bit instructions

- Extensions to RISC-V base ISA support 16-bit compressed instructions and also variable-length instructions that are multiples of 16-bits in length
- To enable this, RISC-V scales the branch offset by 2 bytes even when there are no 16-bit instructions
- Reduces branch reach by half and means that $\frac{1}{2}$ of possible targets will be errors on RISC-V processors that only support 32-bit instructions (as used in this class)
- ullet RISC-V conditional branches can only reach $\pm~2^{10} imes~32$ -bit instructions on either side of PC

RISC-V Branch Immediates

- 12-bit immediate encodes PC-relative offset of -4096 to +4094 bytes in multiples of 2 bytes
- RISC-V approach: keep 11 immediate bits in fixed position in output value, and rotate LSB of S-format to be bit 12 of B-format



Only one bit changes position between S and B, so only need a single-bit 2-way mux

Berkeley @@@

RISC-V Immediate Encoding

Instruction encodings, inst[31:0]

31 30	25	24	20	19	15	14 12	2 11	8 7	6	0	
funct7		rs2		rs1		funct3		rd	opcode		R-type
imm	[11	.:0]		rs1		funct3		rd	opcode		I-type
imm[11:5]	1	rs2		rs1		funct3	imn	n[4:0]	opcode		S-type
imm[12 10	:5]	rs2		rs1		funct3	imm[4:1 11]	opcode		B-type
32-bit immediates produced, imm[31:0]											
31	25	24	12	11	10	5	4	1	0		
	-i:	nst[31]-		in	st[30:25]	inst	[24:21]	inst[20]	I-imm.

-inst[31]- inst[30:25] inst[11:8] inst[7] S-imm.


-inst[31]- inst[7] inst[30:25] inst[11:8] 0 B-imm.

Upper bits sign-extended from inst[31] always

Only bit 7 of instruction changes role in immediate between S and B

Branch Example, complete encoding

beq x19,x10, offset = 16 bytes






Implementing Branches

- \bullet B-format is mostly same as S-format, with two register sources (rs1/rs2) and a 12-bit immediate
- But now immediate represents values -4096 to +4094 in 2-byte increments
- The 12 immediate bits encode even 13-bit signed byte offsets (lowest bit of offset is always zero, so no need to store it)


10 Berkeley @ 00




To Add Branches

Different change to the state:

- Six branch instructions: BEQ, BNE, BLT, BGE, BLTU, BGEU
- Need to compute PC + immediate and to compare values of rs1 and rs2
 - Need another add/sub unit



Branch Comparator



•BrEq = 1, if
$$A=B$$

- •BrLT = 1, if A < B
- •BrUn =1 selects unsigned comparison for BrLT, 0=signed

•BGE branch: A >= B, if $\overline{A < B}$

All RISC-V Branch Instructions

imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011

BEQ BNE BLT BGE BLTU BGEU

Berkeley 6 6 6 6 6 7 No. SA

Administrivia

- Homework 4 is due next Monday
 - No new homework this week
 - Homework 5 will be posted next week, due after the midterm
- Lab 5 this week
 - No lab next week
 - Lab 6 (last) after the midterm
- Midterm 1 on October 7, 7-8:30pm

Berkeley

Nikolić, Fall 2021 16 Berkele




RISC-V J-Format Instructions

EECS151 L09 PIPELINING

Nikolić, Fall 2021 17 Berkeley


J-Format for Jump Instructions



- JAL saves PC+4 in register rd (the return address)
 - Assembler "j" jump is pseudo-instruction, uses JAL but sets rd=x0 to discard return address
- Set PC = PC + offset (PC-relative jump)
- Target somewhere within $\pm 2^{19}$ locations, 2 bytes apart
 - ±2¹⁸ 32-bit instructions
- Immediate encoding optimized similarly to branch instruction to reduce hardware cost

Berkeley @@®

JALR Instruction (I-Format)




- JALR rd, rs, immediate
 - Writes PC+4 to rd (return address)
 - Sets PC = rs1 + immediate (and sets the LSB to 0)
 - Uses same immediates as arithmetic and loads
 - no multiplication by 2 bytes
 - In contrast to branches and JAL


Otherwise, we would have yet another new encoding


Berkeley @00

Let's Add JALR (I-Format)




- JALR rd, rs, immediate
- Two changes to the state
 - Writes PC+4 to rd (return address)
 - Sets PC = rs + immediate
 - Uses same immediates as arithmetic and loads
 - no multiplication by 2 bytes
 - LSB is ignored







Adding JAL



- JAL saves PC+4 in register rd (the return address)
- Set PC = PC + offset (PC-relative jump)
- Target somewhere within $\pm 2^{19}$ locations, 2 bytes apart
 - ±2¹⁸ 32-bit instructions
- Immediate encoding optimized similarly to branch instruction to reduce hardware cost








RISC-V U-Format Instructions

Berkeley © \$0


By NC SA


EECS151 L09 PIPELINING
Nikolić, Fall 2021 26

U-Format for "Upper Immediate" Instructions




- Has 20-bit immediate in upper 20 bits of 32-bit instruction word
- One destination register, rd
- Used for two instructions
 - lui Load Upper Immediate
 - auipc Add Upper Immediate to PC





Complete RV32I Datapath!



Recap: Complete RV32I ISA

Open			Reference Card							
Base Integer Instructions: RV32I										
Category N	lame	Fmt		RV32I Base	Catego	ory	Name	Fmt		RV32I Base
Clate Clate I to		_	CLI				1.5			
			rd,rs1,rs2	Loads		oad Byte		LB	rd,rs1,imm	
	ft Log. Imm.	ı		rd,rs1,shamt			oad Halfword	- !	LH	rd,rs1,imm
	ight Logical	R		rd,rs1,rs2			Byte Unsigned	- 1	LBU	rd,rs1,imm
_	ht Log. Imm.	-		rd,rs1,shamt		Load	Half Unsigned		LHU	rd,rs1,imm
Shift Righ	nt Arithmetic	R	SRA	rd,rs1,rs2			Load Word	- 1	LW	rd,rs1,imm
Shift Righ	t Arith. Imm.	ı	SRAI	rd,rs1,shamt	Stores	St	ore Byte	S	SB	rs1,rs2,imm
Arithmetic	ADD	R	ADD	rd,rs1,rs2		S	itore Halfword	S	SH	rs1,rs2,imm
ADI) Immediate	1	ADDI	rd,rs1,imm			Store Word	S	SW	rs1,rs2,imm
	SUBtract	R	SUB	rd,rs1,rs2	Branch	es E	Branch =	В	BEQ	rs1,rs2,imm
Load	Upper Imm	U	LUI	rd,imm			Branch ≠	В	BNE	rs1,rs2,imm
Add Upper Imm to PC		U	AUIP	C rd,imm			Branch <	В	BLT	rs1,rs2,imm
Logical	XOR	R	XOR	rd,rs1,rs2			Branch ≥	В	BGE	rs1,rs2,imm
XOI	R Immediate	- 1	XORI	rd,rs1,imm		Bran	ich < Unsigned	В	BLTU	rs1,rs2,imm
	OR	R	OR	rd,rs1,rs2		Bran	$sch \ge Unsigned$	В	BGE	U rs1,rs2,imm
OF	R Immediate	- 1	ORI	rd,rs1,imm	Jump 8	Link	J&L	J	JAL	rd , imm
	AND	R	AND	rd,rs1,rs2		Jump (& Link Register	- 1	JALR	rd,rs1,imm
ANI	Immediate	- 1	AND	rd,rs1,imm						
Compare	Set <	R	SLT	rd,rs1,rs2	Synch	Sync	th thread	ı	FENC	CE
Set <	Immediate	- 1	SLTI	rd,rs1,imm						
Set	< Unsigned	R	SLTU	rd,rs1,rs2	Environ	ment	CALL	ı	ECAI	LL
Set < Im	m Unsigned	I	SLTIU	Ird,rs1,imm			BREAK	1	EBRE	AK

•40 instructions are enough to run any C program


Nikolić, Fall 2021

Summary of RISC-V Instruction Formats


31 30 25	24 21 20	19 15	14 12	2 11 8 7	6 0	
funct7	rs2	rs1	funct3	rd	opcode	R-type
imm[11	1:0]	rs1	funct3	rd	opcode	l-type
imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode	S-type
imm[12 10:5]	rs2	rs1	funct3	imm[4:1 11]	opcode	B-type
	imm[3	rd	opcode	U-type		
imm[20 10:	1 11]]	imm[:	19:12]	rd	opcode	J-type

Control and Status Registers (CSRs)

4096 CSRs in a separate address space




- csrrw reads the old value of CSR, zero-extends and writes to rd
- Initial value of rs1 is written to CSR
- Pseudo-instructions: csrr, csrw (csrrw x0, csr, rs1)







RISC-V Control Logic

Complete RV32I Datapath with Control







Control Logic Truth Table

Inst[31:0]	BrEq	BrLT	PCSel	ImmSel	BrUn	ASel	BSel	ALUSel	MemRW	RegWEn	WBSel
add	*	*	+4	*	*	Reg	Reg	Add	Read	1	ALU
sub	*	*	+4	*	*	Reg	Reg	Sub	Read	1	ALU
(R-R Op)	*	*	+4	*	*	Reg	Reg	(Op)	Read	1	ALU
addi	*	*	+4	1	*	Reg	lmm	Add	Read	1	ALU
lw	*	*	+4	1	*	Reg	Imm	Add	Read	1	Mem
SW	*	*	+4	S	*	Reg	Imm	Add	Write	0	*
beq	0	*	+4	В	*	PC	lmm	Add	Read	0	*
beq	1	*	ALU	В	*	PC	lmm	Add	Read	0	*
bne	0	*	ALU	В	*	PC	Imm	Add	Read	0	*
bne	1	*	+4	В	*	PC	Imm	Add	Read	0	*
blt	*	1	ALU	В	0	PC	Imm	Add	Read	0	*
bltu	*	1	ALU	В	1	PC	Imm	Add	Read	0	*
jalr	*	*	ALU	T.	*	Reg	Imm	Add	Read	1	PC+4
jal	*	*	ALU	J	*	PC	Imm	Add	Read	1	PC+4
auipc	*	*	+4	U	*	PC	Imm	Add	Read	1	ALU

EECS151 L09 PIPELINING

Nikolić, Fall 2021

39

Berkeley Go So BY NC SA

_ KV321,	a nir	ne-bit	15 <i>F</i>	X!		
	imm[31:12]			rd	0110111	LUI
	imm[31:12]	A-1		rd	0010111	AUIPO
imr	m[20 10:1 11 1	9:12]		rd	1101111	JAL
imm[11:	rs1	000	rd	1100111	JALR	
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU
imm[11:0	3	rs1	000	rd	0000011	LB
imm[11:0	,	rs1	001	rd	0000011	LH
imm[11:0		rs1	010	M	0000011	LW
imm[11:		rs1	100	rd	0000011	LBU
imm[11:0		rs1	101	rd	0000011	LHU
imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	SB
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH
imm[11:5]	rs2	rsl	010	imm[4:0]	0100011	sw
imm[11:		rs1	000 K	rd	0010011	ADDI
imm[11:0		rs1	010	rd	0010011	SLTI
imm[11:0	1	rs1	011	rd	0010011	SLTIU
imm[11:		rs1	100	rd	0010011	XORI
imm[11:0	rs1	110	rd	0010011	ORI	
imm[11:		rs1	111	rd	0010011	ANDI
000000	shamt	rs1	001	rd	0010011	SLLI
00000	shamt	rs1	101	rd	0010041	SRLI
0100000	shamt	rs1	101	rd	0010011	SRAI
00000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
00000	rs2	rs1	001	rd	0110011	SLL
00000	rs2	rs1	010	rd	0110011	SLT
00000	rs2	rs1	011	rd	0110011	SLTU
00000	rs2	rs1	100	rd	0110011	XOR
00000	rs2	rs1	101	rd	0110011	SRL
0100000	rs2	rs1	101	rd	0110011	SRA
000000	rs2	rs1	110	rd	0110011	OR
000000	rs2	rs1	111	rd	0110011	AND

inst[30]

inst[14:12]


inst[6:2]

Instruction type encoded by using only 9 bits: inst[30],inst[14:12], inst[6:2]



Control Realization Options

- ROM
 - "Read-Only Memory"
 - Regular structure
 - Can be easily reprogrammed
 - fix errors
 - add instructions
- Combinatorial Logic
 - Start from a truth table
 - More compact, faster
 - Use synthesis tools



Combinational Logic Control

- Decoder is typically hierarchical
 - First decode opcode, and figure out instruction type
 - E.g. branches are Inst[6:2] = 11000
 - Then determine the actual instruction
 - Inst[30] + Inst[14:12]
- Modularity helps simplify and speed up logic
 - Narrows problem space for logic synthesis

Berkeley

Nikolić, Fall 2021 42 Berke

Combinational Logic Control

Simple example: BrUn

inst[14:12]

inst[6:2]

			<u> </u>			
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU


inst[14:13]

inst[12]

	00	01	11	10
0				
1				

- How to decode whether BrUn is 1?
 - •BrUn = Inst [13] Branch
 - Branch = Inst[6] Inst[5] !Inst[4] !Inst[3] !Inst[2]


Complete RV32I Datapath with Control



Peer Instruction(s): Critical Path yellkey: crime

Critical path for a addi


$$R[rd] = R[rs1] + imm$$



- 1) $t_{clk-q} + t_{Add} + t_{IMEM} + t_{Reg} + t_{BComp} + t_{ALU} + t_{DMEM} + t_{mux} + t_{Setup}$
- 2) $t_{clk-q} + t_{IMEM} + max\{t_{Req}, t_{lmm}\} + t_{ALU} + 2t_{mux} + t_{Setup}$
- 3) $t_{clk-q} + t_{IMEM} + max\{t_{Reg}, t_{lmm}\} + t_{ALU} + 3t_{mux} + t_{DMEM} + t_{Setup}$
- 4) None of the above



Peer Instruction(s): Critical Path yellkey: physical



1)
$$t_{clk-q} + t_{Add} + t_{IMEM} + t_{Reg} + t_{BComp} + t_{ALU} + t_{DMEM} + t_{mux} + t_{Setup}$$

2)
$$t_{clk-q} + t_{IMEM} + max\{t_{Reg}, t_{lmm}\} + t_{ALU} + 2t_{mux} + t_{Setup}$$


3)
$$t_{clk-q} + t_{IMEM} + max\{t_{Reg}, t_{lmm}\} + t_{ALU} + 3t_{mux} + t_{DMEM} + t_{Setup}$$


4) None of the above





Pipelining

EECS151 L09 PIPELINING










Pipelined Control

- Control signals derived from instruction
 - As in single-cycle implementation
 - Information is stored in pipeline registers for use by later stages



Summary

- RISC-V ISA
 - Completed the datapath with B-, J-, U-instructions
- Control
 - Can be implemented as a ROM while prototyping
 - Synthesized as custom logic
- Pipelining to increase throughput
 - 5-stage pipeline example