EECS151: Introduction to Digital Design and ICs

Lecture 15 - Logical Effort

Bora Nikolić

Samsung Foundry Promises Gate All-Around in '22 October 14, 2021, EETimes - Somsung Foundry recently held lis Foundry Forum where It revealed some details of its semiconductor process roadmops and fob exponsion. Somsung is being most oggressive pursuing the next generation of transistor technology, with plans to reach moss production chead of TSMC and Intel. Sommunig's 3-annoenteer process will use the gate-cell-around (GAA) transistor structure, which the foundry calls MSCETE (Multi-bridge channel FET) and will be in production first half of 2022. TSMC will wait another generation until its N2 process to deliver GAA some time in 2023.



EETimes

Nikolić Fali 2021 Berkeley

Review


- Delay is a linear function of R and C
- Delay optimization is critical to improve the frequency of the circuit.
- The dimensions of a transistor affect its capacitance and resistance.
- We use RC delay model to describe the delay of a circuit.



EECS151 L15 LOGICAL EFFORT

How Do We Optimize the Delay?

- How fast can a pipelined processor run?
- What is the fastest adder?



Nikolić Fall 2021

Note: There are differences in notation between semesters!

We shouldn't have done this!



4 Berkeley ⊚000

Minimizing Logic Delay

Nikolić Fall 202

Berkeley ©000

Generalizing to Arbitrary Gates

- Delay has two components: d = h + p
- h: effort delay = gf (a.k.a. stage effort)
 - Again has two components
- g: logical effort
 - Measures relative ability of gate to deliver current
 - g = 1 for inverter
- f: electrical effort = C_{out} / C_{in}
 - Ratio of output to input capacitance
 - Sometimes called fanout
- p: parasitic delay


EECS151 L15 LOGICAL EFFORT

- Represents delay of gate driving no load
- Set by internal parasitic capacitance





Inverter RC Delay



- $\bullet \ t_p = R_{eq}(C_p + C_L) = Req(\gamma \ Cin + C_L)$
 - $\gamma = 1$ (closer to 1.2 in recent processes)
- $\bullet \ t_{\scriptscriptstyle \rm In} = R_{\scriptscriptstyle \rm ea} C_{\scriptscriptstyle \rm in} (1 + C_{\scriptscriptstyle \rm L}/C_{\scriptscriptstyle \rm in}) = \tau_{\scriptscriptstyle \rm INV} (1 + {\rm f})$
- Propagation delay is proportional to fanout
- Normalized Delay = 1 + f

EECS151 L15 LOGICAL EFFORT


$\mathsf{Fanout} = \mathsf{f} = \mathsf{C}_{\mathsf{L}}/\mathsf{C}_{\mathsf{in}}$

$$t_p = \tau_{INV}(1+f)$$

Nikolić Fall 202



Inverter Delay




- Parasitic p is the ratio of intrinsic capacitance to an inverter
 - p(inverter) =
- Logical Effort g is the ratio of input capacitance to an inverter
 - g(inverter) =
- Electrical Effort h is the ratio of the load capacitance to the input capacitance
 - h(inverter) =
- Delay = p + h = p + g * f = 1 + f




Berkeley @000

NAND2 Gate

EECS151 L15 LOGICAL EFFORT













Logical Effort of NAND2 Gate







NOR2 Gate



- \bullet In velocity-saturated devices lon of a stack is 2/3 (not a half) of two devices
 - So the correct upsizing factor is 1.5 (not 2)
- We will use 2, as it makes calculations easier

EECS151 L15 LOGICAL EFFORT

Nikolić Fall 202


Berkeley @000

Berkeley ⊚000

ECS151 L15 LOGICAL EFFORT

e Fall 2021 10 Berkeley @@@

Example: Inverter Chain



Logical Effort: g =

Electrical Effort: f =


Parasitic Delay: p =

Stage Delay: d =

Total Delay: d_total =

EECS151 L15 LOGICAL EFFORT

Optimize Delay of an Inverter Chain



How to optimally size inverter chain to minimize delay?

...There are N-1 unknowns: C_2 , C_3 , ... C_N

$$d = (1 + C_2/C_{in}) + (1 + C_3/C_2) + ... + (C_L/C_N)$$

Solution: All delays are equal, $C_2/C_{\rm in} = C_3/C_2 = ...C_{\rm L}/C_{\rm N}$

$$\frac{c_{i+1}}{c_i} = \sqrt[N]{\frac{c_L}{c_{In}}}$$


EECS151 L15 LOGICAL EFFORT





Example: FO4 Inverter

• Estimate the delay of a fanout-of-4 (FO4) inverter



Logical Effort: g

Electrical Effort: f =


Parasitic Delay: p =

Stage Delay: d =

Nikolić Fall 2021 13 Berkeley 6066

Example: FO4 Inverter

• Estimate the delay of a fanout-of-4 (FO4) inverter



Logical Effort: g = 0

Electrical Effort: f = 4

Parasitic Delay: p = 1

Stage Delay: d = 5

Fanout-of-4 is commonly used to normalize the circuit delay across technologies

Nikolić Fall 2021 14 Berkeley @@@@

Multi-stage Logic Networks

- Logical effort generalizes to multistage networks
- Path Logical Effort

$$G = \left| \begin{array}{c} g_i \end{array} \right|$$

Path Electrical Effort

$$r = \frac{C_{\text{out-path}}}{C_{\text{in-nath}}}$$

• Path Effort

$$H = \prod h_i = \prod g_i f_i$$



11. 11...

Branching Effect


$$b = \frac{C_{\text{on path}} + C_{\text{off path}}}{C_{\text{on path}}} \qquad B = \prod b_i$$

$$= 90 / 5 = 18$$

$$f_1 = (15 + 15) / 5 = 6$$

EECS151 L15 LOGICAL EFFORT

$$F = g_1g_2h_1h_2 = 36 = BGH$$



Designing Fast Circuits

$$D = \sum d_i = H + P$$

• Delay is smallest when each stage bears same effort

$$\hat{h} = g_i f_i = H^{\frac{1}{N}}$$

ullet Thus minimum delay of N stage path is

$$D = NH^{\frac{1}{N}} + P$$

 And we can find the gate sizes that result in optimal delay


EECS151 L15 LOGICAL EFFORT

Nikolić Fall 2021

Example: Best Number of Stages

- How many stages should a path use?
 - Minimizing number of stages is not always fastest
- Example: drive 64-bit datapath with unit inverter

$$D = NF^{1/N} + P$$
$$= N(64)^{1/N} + N$$



Nikolić Fall 2021

Berkeley @090


Example: Best Number of Stages

- How many stages should a path use?
 - Minimizing number of stages is not always fastest
- Example: drive 64-bit datapath with unit inverter

$$D = NF^{1/N} + P$$
$$= N(64)^{1/N} + N$$



EECS151 L15 LOGICAL EFFORT




Nikolić Fall 2021

Berkeley ©000

Berkeley @000

Best Stage Effort

- How many stages should a path use?
 - To drive given capacitance



- Define best stage effort
- Neglecting parasitics ($p_{inv} = 0$), we find $\rho = e = 2.718$
- \bullet For $p_{\text{inv}}=$ 1, solve numerically for $\rho=$ 3.59
- Choose 4 less stages, less energy
- Extends to any logic path with h = 4
- EECS151 L15 LOGICAL EFFORT



Berkeley @000

Logical Efforts Method

- 1) Compute path effort
- 2) Estimate best number of stages
- 3) Sketch path with N stages
- 4) Estimate least delay

6) Find gate sizes

- 5) Determine best stage effort
- $N = \log_4 H$ $D = NH^{\frac{1}{N}} + P$


H = GBF

- $\hat{h} = H^{\frac{1}{N}}$
- $C_{in_i} = \frac{g_i C_{out_i}}{\hat{r}}$

Nikolić Fall 2021

Berkeley ©000

Example: Optimize Delay



g = 1

g = 4/2

g = 3

f = 5

Effective fanout, F =

- u –
- h –
- a =
- h =

EECS151 L15 LOGICAL EFFOR

Nikolić Fall 2021

22 Berkeley ©000

Example: What is the fastest NAND8?

Administrivia

- Homework 6 due this week
- Projects (ASIC and FPGA) start this week


Logical Effort Design Examples

• For which F should we buffer?





Sizing inverter fork



EECS151 L15 LOGICAL EFFORT

Nikolić Fall 202



Berkeley ⊚000



Wires



A modern technology is mostly wires

- Transistors are little things under the wires
- Many layers of wires
- Wires are as important as transistors
 - Speed and power




Wire Resistance

EECS151 L15 LOGICAL EFFORT

• $\rho = resistivity (\Omega^*m)$

$$R = \frac{\rho}{t} \frac{l}{w} = R_{\Box} \frac{l}{w}$$


- R_{\square} = sheet resistance (Ω/\square)
 - □ is a dimensionless unit(!)
- Count number of squares
 - R = R_□ * (# of squares)




EECS151 L15 LOGICAL EFFORT

Nikolić Fall 2021 28 Berkeley @090

Wire Capacitance



- To neighbors
- To layers above and below



Wire Delay



Nikolić Fall 2021




olić Fall 2021 29 Berkeley ©000


© 0 9 0 EECS151 L15 LOGICAL EFFORT

Wire RC Model


- Wires are a distributed system
 - Approximate with lumped element models
- 3-segment pi-model is accurate to 3% in simulation



Elmore Delay for RC Tree



$$\begin{split} t_{pd} &\approx \sum_{\text{nodes } i} R_{i-to-source} C_i \\ &= R_1 C_1 + \left(R_1 + R_2\right) C_2 + \ldots + \left(R_1 + R_2 + \ldots + R_N\right) C_N \end{split}$$



35 Berkeley ⊚000

Summary

- Two delay components in logical effort:
 - Parasitic delay (p)
 - Effort delay (F)
 - Logical effort (g): intrinsic complexity of the gate
 - Electrical effort (h): load capacitance dependent
- To minimize the delay all stages should have the same effort (h)
- Ideal effort is 4
- Wires are modelled as RC
 - Most commonly just C for hand analysis

CS151 L15 LOGICAL EFFORT