

# **EECS151: Introduction to Digital Design and ICs**

# Lecture 26 - Flash, Parallelism

## **Bora Nikolić**

#### Google's Tensor Inside of Pixel 6, Pixel 6 Pro: A Look into Performance and Efficiency

AnandTech, Nov. 2...One of the biggest changes, and most interesting to our readers, is the fact that the Pixel 6 and Pixel 6 Pro come powered on by Google's own "Tensor" SoC. And it's here where there's quite a bit of confusion as to what exactly the Tensor is. Google explains that the Tensor is Google's start in a journey towards the quest of enabling new kinds of workloads, which in the company's words, were simply not possible or achievable with "standard" merchant silicon solutions. Taking advantage of Google research's years of machine learning experience, it's a chip that's heavily focused towards ML as its primary differentiating feature, and what is said to allow the Pixel 6 phones to have many of the new unique feature exclusive to them...



Berkeley @ ® ®

1

#### Review

- Multiple cache levels make memory appear both fast and big
- Direct mapped and set-associative cache


EECS151/251A L26 FLASH, PARALLELISM


- Memory compilers generate SRAM blocks
- Several options for memory on FPGAs: Distributed, BlockRAM, UltraRAM
- Many more bits stored in DRAM and Flash
- Flash
  - Single-level vs multi-level
  - Read and Write Flash Cell
  - NAND vs NOR


EECS151/251A L26 FLASH, PARALLELISM

Nikolić Fall 2021

2 Berkeley @ \$ 0







NOR Flash Read

Word line


Source line

V<sub>1</sub> off V<sub>2</sub> read

V<sub>2</sub> off V<sub>3</sub> read

Nicold Foll 2021

6 Berkley ©0036



NAND Flash Read

Word line


Unit Cell

VI\_on
VI\_off
V\_reed
V\_on


NBolic Foll 2021


8 Berkeley


OOSC





Flash Write • Step 1: Erasing. • Erase all the FG transistors to set them to 1 • Apply a negative voltage to the gate -> Electrons flow from the floating gate to the substrate. • Step 2: Programming • Reprogram the appropriate FG transistors to set them to 0 • Apply a high voltage to the gate -> Electrons are tunneled onto the floating gate. Vsub = 0V Vsub = 20V Erase F-N Tunneling Program F-N Tunneling  $Vt\_off$ Off cell (Solid-0) On cell (Solid-1) 10 Berkeley @090 EECS151/251A L26 FLASH, PARALLELISM Nikolić Fall 2021














#### Administrivia


- Special lecture on Monday, Dec 6. at 11:00am
  - FPGA prototyping
  - Not on final, but very useful
- Project, project !
  - Final checkoffs on Dec. 7
- Homework 11 due Dec 3.
- Last class on Wednesday!
- Final is on December 13, 11:30-2:30


EECS151/251A L26 FLASH, PARALLELISM


Nikolić Fall 202





17












#### SIMD Parallelism

- Make multiple instances of the loop execution data-path and run them in parallel, sharing the some controller.
- Example:  $y_i = f(x_i)$



Usually called SIMD parallelism. Single Instruction Multiple Data

• Example: vector processors.

EECS151/251A L26 FLASH, PARALLELISM

Nikolić Fall 202

23 Berkeley © S NY NO

23

## Multithreading

• Fill in "holes" in the pipeline with another (independent) computation

$$x^1 \longrightarrow F^1 \longrightarrow y^1 = \alpha^1 y^1_{i-1} + x^1_i + b^1$$

addı	x+b		x+b		x+b		
mult	ay		ay		ay		
$add_2$		У		У		У	

EECS151/251A L26 FLASH, PARALLELISM

Nikolić Fall 2021

24 Berkeley © ® ®

## Multithreading

• Fill in "holes" in the pipeline with another (independent) computation.

$$x^1 \longrightarrow F^1 \longrightarrow y^1 = \alpha^1 y^1_{i-1} + x^1_i + b^1$$

$$x^2 \rightarrow F^2 \rightarrow y^2 = \alpha^2 y^2_{i-1} + x^2_i + b^2$$

$add_1$	x+b	x+b	x+b	x+b	x+b		
mult	ay	ay	ay	ay	ay		
$add_2$		У	У	У	У	У	

• Example: multi-threading in microprocessors

EECS151/251A L26 FLASH, PARALLELISM

Nikolić Fall 202

25 Berkeley @ 9

25



## Review: Sources of Power Dissipation

- $\bullet$   $P_{total} = P_{dynamic} + P_{static}$
- Dynamic power:  $P_{dynamic} = P_{switching} + P_{shortcircuit}$ 
  - Switching load capacitances
  - Short-circuit current
- Static power:  $P_{\text{static}} = I_{\text{sub}} V_{\text{DD}}$ 
  - Mostly subthreshold leakage

FECS151/251A | 26 FLASH PARALLELISM

Nikolić Fall 202

27

### To Lower Power

- Dynamic power:  $P = \alpha CV_{DD}^2 f$
- To lower power:
  - Lower VDD quadratic!
  - Lower switching activity
  - Lower capacitance
  - Lower frequency (doesn't save energy)

- Static/leakage power:  $P = I_{Leak}V_{DD}$
- To lower power:
  - Lower VDD more than quadratic!
  - Lower I<sub>Leak</sub>
    - Increasing threshold
    - Stacking devices
    - Turning off parts that are not being used

EECS151/251A L26 FLASH, PARALLELISM

Nikolić Fall 2021

### **Lowering Power**

- Design-time techniques: Applied by the designer to lower power (by lowering V<sub>DD</sub>, C or activity)
- Run-time techniques: Applied during runtime, to save power when lower performance is required (by dynamically lowering V<sub>DD</sub>, increasing V<sub>Th</sub> or turning off parts)

EECS151/251A L26 FLASH, PARALLELISM

Nikolić Fall 202

29 Berkeley 60 80

29

## Lowering V<sub>DD</sub>

- ullet E = lphaCV $^2_{DD}$  energy drops quadratically
- $\bullet$  f  $\sim V_{DD}$  frequency drops linearly
  - $^{\bullet} \ \mathbf{I}_{\mathrm{on}} \sim \mathbf{V}_{\mathrm{DD}} , \ \mathbf{f} \sim \mathbf{I}_{\mathrm{on}}$
  - Linear at high supplies, higher penalty when approaching threshold
- Key idea: Use parallelism to increase performance at lower supplies


EECS151/251A L26 FLASH, PARALLELISM

Nikolić Fall 2021

30 Berkeley @@@@

### Fixed-Throughput Design

• Reference design (Chandrakasan and Brodersen, IEEE JSSC'92)





Area = 636 x 833  $\mu^2$ 

- Critical path delay  $\Rightarrow$  T<sub>adder</sub> + T<sub>comparator</sub> (= 25ns)  $\Rightarrow$  f<sub>ref</sub> = 40Mhz
- Total capacitance being switched =  $C_{ref}$
- $V_{dd} = V_{ref} = 5V$
- Power for reference datapath =  $P_{ref} = C_{ref} V_{ref}^2 f_{ref}$ from [Chandrakasan92] (IEEE JSSC)


EECS151/251A L26 FLASH, PARALLELISM




31

## Fixed-Throughput Design

Parallel datapath





Area = 1476 x 1219  $\mu^2$ 

- The clock rate can be reduced by half with the same throughput  $\Rightarrow$   $f_{par} = f_{ref}/2$   $V_{par} = V_{ref}/1.7$ ,  $C_{par} = 2.15C_{ref}$   $P_{par} = (2.15C_{ref})$  ( $V_{ref}/1.7$ )<sup>2</sup> ( $f_{ref}/2$ )  $\approx 0.36$   $P_{ref}$


EECS151/251A L26 FLASH, PARALLELISM

Nikolić Fall 2021

32 Berkeley @000

## Fixed-Throughput Design

• Pipelined datapath



- Critical path delay is less  $\Rightarrow$  max  $[T_{adder}, T_{comparator}]$
- Keeping clock rate constant:  $f_{\text{pipe}} = f_{\text{ref}}$ Voltage can be dropped  $\Rightarrow V_{\text{pipe}} = V_{\text{ref}} / 1.7$
- Capacitance slightly higher:  $C_{pipe} = 1.15C_{ref}$
- $P_{pipe} = (1.15C_{ref}) (V_{ref}/1.7)^2 f_{ref} \approx 0.39 P_{ref}$

EECS151/251A L26 FLASH, PARALLELISM

Nikolić Fall 202

Berkeley 6 (S) SY NO S

33

## Fixed-Throughput Design

Summary of techniques

Architecture type	Voltage	Area	Power
Simple datapath (no pipelining or parallelism)	5V	1	1
Pipelined datapath	2.9V	1.3	0.39
Parallel datapath	2.9V	3.4	0.36
Pipeline-Parallel	2.0V	3.7	0.2

EECS151/251A L26 FLASH, PARALLELISM

Nikolić Fall 2021

34 Berkeley @ \$6

## Supply Reduction in Modern Technologies

- $\bullet$  Assume  $V_{DD} = 1 V$ ,  $V_{Th} = 0.3 V$
- $^{ullet}$  Delay roughly doubles at  $V_{DD} = 0.65 V$  (=  $V_{ref}/1.53$ )
- $P_{par} = 2C_{ref} (V_{ref}/1.43)^2 f_{ref}/2 = 0.42 P_{ref}$
- Power still lower, but not as effective as before


EECS151/251A L26 FLASH, PARALLELISM


Nikolić Fall 202

Berkeley 6 (8) NO S

35










- Modern example: Intel Xeon Skylake-SP (S. Tam, ISSCC'18)
  - 14nm 28-core datacenter processor
  - Three transistor types
  - Design starts with middle (LL1)
  - Speed critical paths up by adding Nom
  - Save leakage power by adding LL2 to non-critical paths (so they become more crit



Performance: Nom > LL1 > LL2 Leakage: Nom > LL1 > LL2

EECS151/251A L26 FLASH, PARALLELISM

Nikolić Fall 2021

39 Berkeley @ 90

39

## **Summary**

- Multiple cache levels make memory appear both fast and big
- Direct mapped and set-associative cache
- Memory compilers generate SRAM blocks
- Several options for memory on FPGAs: Distributed, BlockRAM, UltraRAM
- Many more bits stored in DRAM and Flash
- Flash
  - Single-level vs multi-level
  - Read and Write Flash Cell
  - NAND vs NOR

EECS151/251A L26 FLASH, PARALLELISM

Nikolić Fall 2021

40 Berkeley @@@@