


Δ

Wire Resistance

• $\rho = resistivity (\Omega^*m)$

$$R = \frac{\rho}{t} \frac{l}{w} = R_{\Box} \frac{l}{w}$$


- $R_{\square} = sheet\ resistance\ (\Omega/\square)$
 - \square is a dimensionless unit(!)
- Count number of squares
 - $R = R_{\square} * (\# \text{ of squares})$



EECS151 L16 WIRES AND ENERGY

Wire Capacitance

- Wire has capacitance per unit length
 - To neighbors
 - To layers above and below
- \bullet $C_{total} = C_{top} + C_{bot} + 2C_{adj}$





EECS151 L16 WIRES AND ENERGY


Nikolić Fall 2021


Berkeley @090

5 Berkeley @06









Administrivia

• Homework 6 due this week


• Homework 7 next week


- All labs need to be checked off by next week!
- Projects (ASIC and FPGA) start this week
- Midterm 2 is on November 4 at 7pm
- Courses:
 - EECS251B will be offered in Spring (pending Campus approval)
 - EE194/290C SoC Design


EECS151 L16 WIRES AND ENERGY

Nikolić Fall 2021

Berkeley © © © ©







Power and Energy

 \bullet Power is drawn from a voltage source attached to the V_{DD} pin(s) of a chip.

• Instantaneous Power: P(t) = I(t)V(t)

• Energy: $E = \int_{0}^{T} P(t)dt$

• Average Power: $P_{\text{avg}} = \frac{E}{T} = \frac{1}{T} \int_{0}^{T} P(t) dt$

EECS151 L16 WIRES AND ENERGY

Nikolić Fall 2021 16

16 Berkeley @@@@

Power in a Circuit Element

$$P_{VDD}(t) = I_{DD}(t)V_{DD}$$

$$\begin{array}{c} + \\ \vee_{DD} + \\ + \\ \end{array} \downarrow I_{DD}$$

$$\begin{array}{c} + \\ \vee_{R} \\ - \end{array} \downarrow I_{R}$$

$$P_R(t) = \frac{V_R^2(t)}{R} = I_R^2(t)R$$

$$E_C = \int_0^\infty I(t)V(t)dt = \int_0^\infty C\frac{dV}{dt}V(t)dt$$
$$= C\int_0^{V_C} V(t)dV = \frac{1}{2}CV_C^2$$

$$\bigvee_{C} \frac{\bot}{\bot} C \bigvee_{C} I_{C} = C \text{ dV/dt}$$

EECS151 L16 WIRES AND ENERGY

17 Berkeley @00


17

Sources of Power Dissipation

- $\bullet P_{total} = P_{dynamic} + P_{static}$
- Dynamic power: $P_{dynamic} = P_{switching} + P_{shortcircuit}$
 - Switching load capacitances
 - Short-circuit current
- Static power: $P_{\text{static}} = (I_{\text{sub}} + I_{\text{gate}} + I_{\text{junct}} + I_{\text{contention}})V_{\text{DD}}$
 - Subthreshold leakage
 - Gate leakage
 - Junction leakage
 - Contention current

EECS151 L16 WIRES AND ENERGY


18 Berkeley 606



Charging and Discharging a Capacitor

- When the gate output rises
 - $E_C = \frac{1}{2} C_L V_{DD}^2$ • Energy stored in capacitor is
 - But energy drawn from the supply is

$$E_{VDD} = \int_{0}^{\infty} I(t)V_{DD}dt = \int_{0}^{\infty} C_{L} \frac{dV}{dt} V_{DD}dt$$
$$= C_{L}V_{DD} \int_{0}^{V_{DD}} dV = C_{L}V_{DD}^{2}$$



- $^{\bullet}$ Half the energy from V_{DD} is dissipated in the pMOS transistor as heat, other half stored in capacitor
- When the gate output transitions HL
 - Energy in capacitor is dumped to GND
 - Dissipated as heat in the NMOS transistor

EECS151 L16 WIRES AND ENERGY

Nikolić Fall 2021



Dynamic Power Reduction

How can we limit switching power?

- Try to minimize:
 - Activity factor
 - Capacitance
 - Supply voltage
 - Frequency

 $P_{\text{switching}} = \alpha C V_{DD}^{2} f$

EECS151 L16 WIRES AND ENERGY

Nikolić Fall 202


21 Berkeley © SO

21

Reduce Activity Factor

 $P_{\text{switching}} = \alpha C V_{DD}^2 f$ or

- Clock gating
- The best way to reduce the activity is to turn off the clock to registers in unused blocks
 - Saves clock activity (a = 1)
 - Eliminates all switching activity in the block
 - Requires determining if block will be used



EECS151 L16 WIRES AND ENERGY

Reduce Capacitance

 $P_{\text{switching}} = \alpha C V_{DD}^2 f$ or

- Gate capacitance
 - Fewer stages of logic
 - Smaller gate sizes
- Wire capacitance
 - Good floorplanning to keep communicating blocks close to each other

EECS151 L16 WIRES AND ENERGY

Nikolić Fall 20:


23 Berkeley @ 90

23

Reduce Voltage/Frequency


 $P_{\text{switching}} = \alpha C V_{DD}^2 f$ σ


- Run each block at the lowest possible voltage and frequency that meets performance requirements
- Voltage domains
 - Provide separate supplies to different blocks
- Dynamic voltage/frequency scaling
 - $^{\bullet}$ Adjust V_{DD} and f according to workload





EECS151 L16 WIRES AND ENERGY

24 Berkeley @08









Summary

- Wire contributes to delay, especially in modern technology
- We can use RC model to capture wire delays
- Energy becomes an increasingly important optimization goal
 - Dynamic energy
 - Static energy

EECS151 L16 WIRES AND ENERGY

Nikolić Fall 202

29 Berkeley © S