
Mojo Lens - AR Contact Lenses for Real People Michael Wiemer and Renaldi Winoto, Mojo Vision



HotChips 33

Berkeley @000

Berkeley 6000



Berkeley @000

#### Review

- Verilog is the most-commonly used HDL
- We have seen combinatorial constructs
  - Assign statement
  - Always blocks
- Practice is the best way to learn a new language...






## Sequential Logic, Take 2

Latches and Flip-Flops


• Flip-flop is edge-triggered, latch is level-sensitive





• Transparent • Transparent HIGH LOW


Level sensitive if the is no 'edge'



<sup>4</sup> Berkeley ⊚0⊚0



Combinational logic timing



A is arriving late (is in the critical path)




HL and LH transition differ

- $t_{\text{A-Out}}$  and  $t_{\text{B-Out}}$  differ In CMOS, propagation delay depends on:
- Gate type, size (output resistance)
   Capacitive loading
- Input slope

# Timing


Flip-flop timing

(latch timing will be covered later)



Setup and hold times


• Data cannot change in the interval of setup time  $\boldsymbol{before}$  the clock edge to hold time after the clock edge




Berkeley 6000

## Register

4-bit register



Accumulator



## Administrivia

- Homework 2 is due this Friday
  - Homework 3 wil be posted this week
- Lab 3 this week







## Sequential Logic in Verilog

#### State Elements in Verilog

Always blocks are the only way to specify the "behavior" of state elements. Synthesis tools will turn state element behaviors into state element instances.


#### D-flip-flop with synchronous set and reset example:

```
module dff(q, d, clk, set, rst);
  input d, clk, set, rst;
  output q;
  reg q;
                              "always @ (posedge clk)" is key to
  always @ (posedge clk)
    if (rst)
       q <= 1'b0;
                                                       set
    else if (set)
      q <= 1'b1;
                           over set and set over d.
    else
       q <= d;
                       On FPGAs, maps to native flip-flop
```


Unlike logic gates, there are no primitive flip-flops in Verilog. Although, it is possible to instantiate FPGA or standard-cell specific flip-flops.

#### Berkeley @000

## The Sequential always Block




## Latches vs. Flip-Flops



## Importance of the Sensitivity List

• The use of posedge and negedge makes an always block sequential (edgetriggered)



Note: The following is incorrect syntax: always @(clear or negedge clock) If one signal in the sensitivity list uses posedge/negedge, then all signals must.

Assign any signal or variable from only one always block.

Be wary of race conditions: always blocks with same trigger execute concurrently...

#### Blocking vs. Nonblocking Assignments

- Verilog supports two types of assignments within always blocks, with subtly different behaviors.
  - □ Blocking assignment (=): evaluation and assignment are immediate

```
x = a \mid b; // 1. evaluate a|b, assign result to y = a \land b \land c; // 2. evaluate a \land b \land c, assign result to y \neq a \land b \land c; // 3. evaluate b \land b \land c \land c), assign result to z \land b \land c \land c
```

☐ Nonblocking assignment (<=): all assignments deferred to end of simulation time step after all right-hand sides have been evaluated (even those in other active always blocks)

```
always 8(*) begin x \le a \mid b; // 1. evaluate a|b, but defer assignment to x y \le a \land b \land c; // 2. evaluate a^b^c, but defer assignment to y \le a \land b \land c; // 2. evaluate a^b^c, but defer assignment to y \ne a \land b \land c; // 4. end of time step: assign new values to x, y and z
```

Sometimes, as above, both produce the same result. Sometimes, not! EECS151/251A L05 VERILOG

Berkeley © 000

Berkeley @000


Berkeley @000

## Assignment Styles for Sequential Logic

What we want: Register-based digital delay line (a.k.a. shift-register)

EECS151/251A L05 VERILOG III

EECS151/251A L05 VERILOG III



Will non-blocking and blocking assignments both produce the desired result?





#### Use Nonblocking for Sequential Logic



@ (posedge clk) begin = in; = q1; // uses new q1 t = q2; // uses new q2

("old" means value before clock edge, "new" means the value after most recent assignment)

"At each rising clock edge, q1, q2, and of in, q1, and q2."

After that, q2 = q1. After that, out = q2. Therefore out = in."

"At each rising clock edge, q1 = in.


- ☐ Blocking assignments <u>do not</u> reflect the intrinsic behavior of multi-stage sequential logic
- $\square$  Guideline: use  $\underline{ ext{nonblocking}}$  assignments for sequential  $ext{always}$  blocks

EECS151/251A L05 VERILOG III

Berkeley @090


Berkeley ©000

## Example: A Simple Counter



ECS151/251A L05 VERILOG III

Example - Parallel to Serial Converter



#### Simplified Verilog Guidelines

- Combinational logic:
  - Continuous Assignment:
     assign a = b & c;
  - Always block with @(\*)
     always @(\*) begin

a = b & c; // blocking statement

end

- Sequential logic:
  - Always block with @(posedge clk)

always @(posedge clk) begin

a <= b & c; // nonblocking statement

end

EECS151/251A L05 VERILOG III



Berkeley @000

Berkeley @000



## Verilog in EECS 151/251A

- We use behavioral modeling at the bottom of the hierarchy
- Use instantiation to 1) build hierarchy and,
   2) map to FPGA and ASIC resources not supported by synthesis.
- Favor continuous assign and avoid always blocks unless:
  - No other alternative: ex: state elements, case
  - Helps readability and clarity of code: ex: large nested if else
- Use named ports.
- Verilog is a big language. This is only an introduction.
  - · Harris & Harris book chapter 4 is a good source.
  - Be careful of what you read on the web. Many bad examples out there.
  - We will be introducing more useful constructs throughout the semester. Stay tuned!

EECS151/251A L05 VERILOG III



## Verilog vs. SystemVerilog

- always statements in Verilog can be used to infer flip-flops, latches or logic
  - Depends on the sensitivity list and the statement
  - Easy to create confusion
- System Verilog adds disambiguation:
  - always\_ff for flip-flops
  - always\_latch for latches
  - ${}^{ullet}$  always\_comb for combinational logic



Verilog Testbenches

21 Berkeley @@@@

## Simulating the Circuit

51/251A L05 VERILOG III

- Once you have a circuit in Verilog (device under test, or DUT), you would like to test it
- Instantiate the DUT and supply its inputs via a testbench
  - Simple
  - Comprehensive
  - Random

EECS151/251A L05 VERILOG III

• initial statement supplies the stimuli

## Testbench basics

• Example clock

reg clk;

initial clk = 0; always #(`CLOCK\_PERIOD/2) clk <= ~clk;</pre>

• Example inputs

initial begin
in <= 4'h0;</pre>

@(negedge clk) in<= 4'h1;

(sets up inputs on the negedge, so they are ready at the posedge)

Only small DUTs can be tested exhaustively

Berkeley ©000

EECS151/251A L05 VERILOG III



22 Berkeley @000

#### SystemVerilog

- SystemVerilog adds many more verification features
  - We will touch on assertions and covers (relates to CS70)

## Final Thoughts on Verilog Examples

Verilog looks like C, but it describes hardware:

Entirely different semantics: multiple physical elements with parallel activities and temporal relationships

A large part of digital design is knowing how to write Verilog that gets you the desired circuit. First understand the circuit you want then figure out how to code it in  $\underline{\text{Verilog.}} \ \, \text{If you try to write Verilog without a clear idea of the desired circuit, you will} \\$ 

As you get more practice, you will know how to best write Verilog for a desired result.

Be suspicious of the synthesis tools! Check the output of the tools to make sure you get what you want.

## Berkeley @000

## 25 Berkeley @090

27 Berkeley @000

#### Clicker Question

- How many stimuli to exhaustively test a 32-b adder?
  - A) 32
  - B) 64
  - C) 65,536
  - D) 4,294,967,296
  - E) 18,446,744,073,709,551,616

#### www.yellkey.com/perform




Combinational Logic



## Combinational Logic

- The outputs depend \*only\* on the current values of the inputs.
  - Memoryless: compute the output values using the current inputs.





## Combinational Logic Example



Во	Boolean Equations:						
У			OR x1 + x1				


Truth Table Description:

x0	xl	у
0	0	0
0	1	1
1	0	1
1	1	1

Gate Representations:



#### 30 Berkeley ⊚000





EECS151/251A L05 VERILOG III

Boolean Algebra

## Boolean Algebra Background

- Logic: The study of the principles of reasoning.
- The 19th Century Mathematician, George Boole, developed a math. system (algebra) involving logic, Boolean Algebra.
  - His variables took on TRUE, FALSE.
- Later Claude Shannon (father of information theory) showed (in his Master's thesis!) how to map Boolean Algebra to digital circuits.





#### **Boolean Algebra Fundamentals**

- Two elements {0, 1}
- $\bullet$  Two binary operators: AND (·) OR (+)
- $^{\bullet}$  One unary operator: NOT (  $^{-}$  ,  $^{'}$  )









34 Berkeley @000

## Berkeley @090

Berkeley @000

## **Boolean Operations**

• Given two variables (x, y), 16 logic functions

Х	Υ	$F_0$	$F_1$	$F_2$	$F_3$	$F_4$	$F_5$	$F_6$	F <sub>7</sub>	F <sub>8</sub>	F 9	$F_A$	$F_B$	$F_{\mathcal{C}}$	$F_D$	$F_E$	$F_F$
0	0	0	0	0	0	0	0	0	0	1	1	-1	-1	-1	-1	1	-1
0	1	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1
1	0	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
1	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1

#### Laws of Boolean Algebra

- Identities, null elements:
  - X+0=X, X•1=X
  - X+1=1, X•0=0
- Idempotency:
- X+X=X, X•X=X
- Complements:
  - X+X'=1, X•X'=0
- Commutativity:
  - X+Y=Y+X, X•Y=Y•X

- Associativity:
  - (X + Y) + Z = X + (Y + Z) = X + Y + Z
  - $\bullet \ (X \bullet Y) \bullet Z = X \bullet (Y \bullet Z) = X \bullet Y \bullet Z$
- Distributivity:
  - $X \cdot (Y+Z) = (X \cdot Y) + (X \cdot Z)$
  - $X + (Y \cdot Z) = (X + Y) \cdot (X + Z)$
- Duality:
  - $^{\bullet}$  AND  $_{\rightarrow}$  OR and vice versa
  - $^{\bullet}$  0  $\rightarrow$  1 and vice versa
  - Leave literals unchanged

 ${F(x_1, x_2,...,x_n,0,1,+,\bullet)}^D = {F(x_1, x_2,...,x_n,1,0,\bullet,+)}$ 

Literals are variables or their complements

## Berkeley @000

## Proving Distributive Law

 $\bullet X \bullet (Y+Z) = (X\bullet Y) + (X\bullet Z)$ 

Х	Y	Z	(Y+Z)	X • (Y+Z)	(X•Y)	(X•Z)	$(X \circ Y) + (X \circ Z)$
0	0	0					
0	0	1					
0	1	0					
0	1	1					
1	0	0					
1	0	1					
1	1	0					
1	1	1					

## Proving Distributive Law

 $\bullet X \bullet (Y+Z) = (X\bullet Y) + (X\bullet Z)$ 

Х	Y	Z	(Y+Z)	X • (Y+Z)	(X•Y)	(X•Z)	(X•Y) + (X•Z)
0	0	0	0	0	0	0	0
0	0	1	1	0	0	0	0
0	1	0	1	0	0	0	0
0	1	1	1	0	0	0	0
1	0	0	0	0	0	0	0
1	0	1	1	1	0	1	1
1	1	0	1	1	1	0	1
1	1	1	1	1	1	1	1

37 Berkeley @000

#### Berkeley ©000

## DeMorgan's Law

• Theorem for complementing a complex function.

x	У	X.	У.	(x + y)	x. A.
0	0				
0	1				
1	0				
1	1				

$$(x y)' = x' + y'$$

			(x y)"	x' + y'
0	0			
0	1			
1	0			
1	1			

## DeMorgan's Law

• Procedure for complementing a complex function.

(x	+	y)'	=	x'	y <b>'</b>
7	_	\o-	=	-9	

x	У	x'	y'	(x + y)'	x'y'
0	0	1	1	1	1
0	1	1	0	0	0
1	0	0	1	0	0
1	1	0	0	0	0

$$(x y)' = x' + y$$

				(x y)'	x' + y'
0	0	1	1	1	1
0	1	1	0	1	1
1	0	0	1	1	1
1	1	0	0	0	0

## Summary

- Sequential logic uses flip-flops and (sometimes) latches
- Flip-flops and latches are inferred in Verilog
  - Always blocks
- Practice is the best way to learn a new language...
- Blocking and non-blocking assignments
- $\ensuremath{^{\bullet}}$  Combinational logic block outputs depend only on its inputs
- Boolean algebra can be used for manipulation and simplification of Boolean equations

EECS151/251A LO5 VERILOG II

Berkeley @000