EECS151 : Introduction to Digital Design and ICs

Lecture 9 - RISC-V ISA, Pipelining

Bora Nikolić

August 20, 2021, Tom's hardware
Tesla Packs 50 Billion Transistors Onto D1 Dojo Chip Designed to Conquer Artificial Intelligence Training

D1 delivers 362 TeraFLOPs of power. Called the D1, the chip resembles a part of the Dojo supercomputer used to train AI models inside Tesla HQ, which are later deployed in various applications. The D1 chip is a product of TSMC's manufacturing efforts, forged in a 7mm semiconductor node. Packing over 50 billion transistors, the chip boasts a huge die size of 645mm^2.



Berkeley @000

Review

- RISC-V ISA
 - Open, with increasing adoption
- RISC-V processor
 - A large state machine
 - Datapath + control
 - Reviewed R-, I-, S-format instructions and corresponding datapath elements





RISC-V **B-Format Instructions**

Berkeley ⊚000

Datapath So Far (R-, I-, S Instruction Types) Inst[19:15] Inst[24:20] AddrB clk Regirs? Imm[31:0] Inst[31:0]

EECS151 L09 PIPELINING

Berkeley @000

B-Format - RISC-V Conditional Branches

- E.g., BEQ x1, x2, Label
- Branches read two registers but don't write a register (similar to stores)
- How to encode label, i.e., where to branch to?

RISC-V Feature, n×16-bit instructions

- Extensions to RISC-V base ISA support 16-bit compressed instructions and also variable-length instructions that are multiples of 16-bits in
- To enable this, RISC-V scales the branch offset by 2 bytes even when there are no 16-bit instructions
- ullet Reduces branch reach by half and means that 1/2 of possible targets will be errors on RISC-V processors that only support 32-bit instructions (as used in this class)
- ullet RISC-V conditional branches can only reach $\pm~2^{10} imes~32$ -bit instructions on either side of PC



Berkeley ©000

RISC-V Branch Immediates

- 12-bit immediate encodes PC-relative offset of -4096 to +4094 bytes in multiples of 2 bytes
- RISC-V approach: keep 11 immediate bits in fixed position in output value, and rotate LSB of Sformat to be bit 12 of B-format

s	imm[10:5]	rs2		rs1		funct3		imm[4:0]	B-opcode
		_				_		_	
s	ign-extensio	on	s imm[10:5]			imm[4:0]		S-Immediat	e
s	ign-extensio	on s	in	nm[10:5]	in	nm [4:0]		B-Immedia	te (shift left by 1)

Only one bit changes position between S and B, so only need a single-bit 2-way mux

RISC-V Immediate Encoding

Instruction encodings, inst[31:0] imm[11:0] rs1 funct3 rd opcode imm[11:5] S-type imm[4:0] opcode rs2 funct3 rs1 imm[12|10:5] rs2 rs1 funct3 imm[4:1|11] opcode

32-bit immediates produced, imm[31:0] 25 24 -inst[31]inst[30:25]inst[24:21] inst[20] |-imm.

> -inst[31]inst[30:25] inst[11:8] inst[7] S-imm.

inst[7] inst[30:25] inst[11:8] Upper bits sign-extended from inst[31]

Only bit 7 of instruction changes role in immediate between S and B

Berkeley @000

EECS151 L09 PIPELINING

-inst[31]-

always

Berkeley @000

B-imm.

Branch Example, complete encoding

x19, x10, offset = 16 bytes

13-bit immediate, imm[12:0], with value 16 imm[0] discarded, 0000000010000 always zero

BEQ imm[4:1]

im	m[12]					imm	n[11]
0	000000	01010	10011	000	1000	0	1100011

imm[10:5] rs2=10 rs1=19

Berkeley @000

Berkeley ⊚000

BRANCH

Implementing Branches

imm[12] imm[10:5] rs2 rs1 funct3

offset[12|10:5] funct3 rs1 offset[4:1|11] BRANCH

- \bullet B-format is mostly same as S-format, with two register sources (rs1/rs2) and a 12-bit immediate
- But now immediate represents values -4096 to +4094 in 2-byte
- The 12 immediate bits encode even 13-bit signed byte offsets (lowest bit of offset is always zero, so no need to store it)




Datapath So Far Inst[11:7] Inst[19:15] Inst[24:20] Inst[31:0]

To Add Branches

- Different change to the state:
 - PC = PC + 4branch not taken PC + immediate, branch taken
- Six branch instructions: BEQ, BNE, BLT, BGE, BLTU, BGEU
- Need to compute PC + immediate and to compare values of rs1
 - Need another add/sub unit

Berkeley @000



Branch Comparator

- •BrEq = 1, if A=B
- •BrLT = 1, if A < B
- •BrUn =1 selects unsigned comparison for BrLT, 0=signed
- •BGE branch: A >= B, if $\overline{A < B}$



All RISC-V Branch Instructions

imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	$BEQ^{\mathbb{C}}$
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU
						•

Administrivia

BrU BrLT BrEq

- Homework 4 is due next Monday
 - No new homework this week
 - Homework 5 will be posted next week, due after the midterm
- Lab 5 this week
 - No lab next week
 - Lab 6 (last) after the midterm
- Midterm 1 on October 7, 7-8:30pm



RISC-V J-Format Instructions

J-Format for Jump Instructions

1	31	30	21	20	19	12	11	7	6 0
Ţ	imm[20]	imm[10	:1]	imm[11]	imm[19:	12]	rd		opcode
0	1	10		1	8		5		7
		offe	0+12	0 • 1 1			doet	_	.ТΔ.Т.

- JAL saves PC+4 in register rd (the return address)
 - Assembler "j" jump is pseudo-instruction, uses JAL but sets rd=x0 to discard return address
- Set PC = PC + offset (PC-relative jump)
- \bullet Target somewhere within $\pm 2^{19}$ locations, 2 bytes apart
 - ±2¹⁸ 32-bit instructions
- Immediate encoding optimized similarly to branch instruction to reduce hardware

EECS151 L09 PIPELINING

ikolić, Fall 2021 18 Berk

Berkeley @000

JALR Instruction (I-Format)

1	31	20 19	15 14		12	11	7 6	0
(imm[11:0]	r	s1	func3		rd		opcode
C	12		5	3		5		7
	offset[11:01	ha	ase	0		dest		TAT.R

- JALR rd, rs, immediate
 - Writes PC+4 to rd (return address)
 - Sets PC = rs1 + immediate (and sets the LSB to 0)
 - Uses same immediates as arithmetic and loads
 - no multiplication by 2 bytes
 - In contrast to branches and JAL

Otherwise, we would have yet another new encoding

EECS151 L09 PIPELINING

Nikolić, Fall 2021

Berkeley ©000

Berkeley ©000

Berkeley @000

Let's Add JALR (I-Format)

31		20 19	15 14	4	12	11	7	6 0
Ъ	imm[11:0]	r	s1	func3		ro	ı	opcode
	12		5	3		5	,	7
	offsot[11:01	h	988	0		de	o+	.TAT.D

- JALR rd, rs, immediate
- Two changes to the state
 - Writes PC+4 to rd (return address)
 - Sets PC = rs + immediate

Datapath with JALR

EECS151 L09 PIPELINING

- Uses same immediates as arithmetic and loads
 - no multiplication by 2 bytes
 - LSB is ignored

EECS151 L09 PIPELININ

Nikolić, Fall 2021



Datapath So Far, with Branches | Datapath So Far, with Branches |

BrUn BrLT BrEq

Asel

Adding JALR

| Add | Add


Adding **JAL**

0	31	30	21	20	19	12	11	7 6	0
φ	imm[20]	imm[10	:1]	imm[11]	imm[1	9:12]	rd		pcode
5	1	10		1		8	5		7
		offs	et[2	0:1]			dest		JAL

• JAL saves PC+4 in register rd (the return address)


Inst[31:0]

- Set PC = PC + offset (PC-relative jump)
- ullet Target somewhere within $\pm 2^{19}$ locations, 2 bytes apart
 - ±2¹⁸ 32-bit instructions
- Immediate encoding optimized similarly to branch instruction to reduce
 hardware cost



Asel

iikolić, Fall 2021 23 Berkeley ©000





RISC-V U-Format Instructions





U-Format for "Upper Immediate" Instructions

31		12	11 7	6 0
(Φ	imm[31:12]		rd	opcode
6	20		5	7
	U-immediate[31:12]		dest	LUI
	U-immediate[31:12]		dest	AUIPC

- Has 20-bit immediate in upper 20 bits of 32-bit instruction word
- One destination register, rd
- Used for two instructions
 - lui Load Upper Immediate
 - auipc Add Upper Immediate to PC

EECS151 L09 PIPELINING NIKolić, Fall 2021 27 Berkeley @@@@





Recap: Complete RV32I ISA

Open			Reference Car	d			
		В	ase Integer Instructions: R	V32I			
Category	Name	Fmt	RV32I Base	Category	Name	Fmt	RV32I Base
Shifts Shift I	eft Logical	R	SLL rd.rs1.rs2	Loads	Load Byte	1	LB rd.rs1.imm
Shif	t Left Log. Imm.	- 1	SLLI rd.rs1.shomt		Load Halfword	- 1	LH rd.rs1.imm
Shi	ft Right Logical	R	SRL rd,rs1,rs2	Lo	nd Byte Unsigned	- 1	LBU rd,rs1,imm
Shift	Right Log. Imm.	- 1	SRLI rd,rs1,shamt	Lo	ad Half Unsigned	- 1	LHU rd,rs1,imm
Shift	Right Arithmetic	R	SRA rd,rs1,rs2		Load Word	-1	LW rd,rs1,imm
Shift F	light Arith. Imm.	1	SRAI rd,rs1,shamt	Stores	Store Byte	s	SB rs1,rs2,imm
Arithmetic	ADD	R	ADD rd,rs1,rs2		Store Halfword	s	SH rs1,rs2,imm
	ADD Immediate	1	ADDI rd,rs1,imm		Store Word	s	SW rs1,rs2,imm
	SUBtract	R	SUB rd,rs1,rs2	Branches	Branch =	В	BEQ rs1,rs2,imm
L	oad Upper Imm	U	LUI rd,imm		Branch ≠	В	BNE rs1,rs2,imm
Add U	pper Imm to PC	U	AUIPC rd,imm		Branch <	В	BLT rs1,rs2,imm
Logical	XOR	R	XOR rd,rs1,rs2		Branch ≥	В	BGE rs1,rs2,imm
	COR Immediate	-1	XORI rd,rs1,imm	В	ranch < Ursigned		BLTU rs1,rs2,imm
	OR	R	OR rd,rs1,rs2	В	ranch ≥ Unsigned		BGEU rs1,rs2,imm
	OR Immediate	- 1	ORI rd,rs1,imm	Jump & Li	nk J&L	J	JAL rd,imm
	AND	R	AND rd,rs1,rs2	Jun	p & Link Register	- 1	JALR rd,rs1,imm
	AND Immediate	-1	ANDI rd,rs1,imm				
Compare	Set <	R	SLT rd,rs1,rs2	Synch S	ynch thread	-1	FENCE
S	et < Immediate	-1	SLTI rd,rs1,imm				
	Set < Unsigned	R	SLTU rd.rs1.rs2	Environme	nt CALL	1	ECALL
	Imm Unsigned		SLTIU rd.rs 1 Jmm		RPFAK	1	FRREAK

•40 instructions are enough to run any C program


Summary of RISC-V Instruction Formats

31 30 25	24 21 20	19 15	14 12	2 11 8 7	6 (<u> </u>
funct7	rs2	rs1	funct3	rd	opcode	R-type
imm[11	:0]	rs1	funct3	rd	opcode	l-type
imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode	S-type
imm[12 10:5]	rs2	rs1	funct3	imm[4:1 11]	opcode	B-type
	imm[3	31:12]		rd	opcode	U-type
imm[20 10:	1 11]]	imm[19:12]	rd	opcode	J-type

Berkeley ©000




• 4096 CSRs in a separate address space



- csrrw reads the old value of CSR, zero-extends and writes to rd
- Initial value of rs1 is written to CSR
- Pseudo-instructions: csrr, csrw (csrrw x0, csr, rs1)

FECS151 L09 PIPELINING


Nikolić, Fall 2021 33 Berkeley @@@@







RISC-V Control Logic


148a6f, Fed 2021 35 Berkeley (2020)








Inst[31:0]	BrEq	BrLT	PCSel	ImmSel	BrUn	ASel	BSel	ALUSel	MemRW	RegWEn	WBSel
add	*	*	+4	*	*	Reg	Reg	Add	Read	1	ALU
sub	*	*	+4	*	*	Reg	Reg	Sub	Read	1	ALU
(R-R Op)	*	*	+4	*	*	Reg	Reg	(Op)	Read	1	ALU
addi	*	*	+4	1	*	Reg	lmm	Add	Read	1	ALU
lw	*	*	+4	1	*	Reg	lmm	Add	Read	1	Mem
sw	*	*	+4	S	*	Reg	Imm	Add	Write	0	*
beq	0	*	+4	В	*	PC	lmm	Add	Read	0	*
beq	1	*	ALU	В	*	PC	lmm	Add	Read	0	*
bne	0	*	ALU	В	*	PC	lmm	Add	Read	0	*
bne	1	*	+4	В	*	PC	Imm	Add	Read	0	*
blt	*	1	ALU	В	0	PC	lmm	Add	Read	0	*
bltu	*	1	ALU	В	1	PC	lmm	Add	Read	0	*
jalr	*	*	ALU	1	*	Reg	lmm	Add	Read	1	PC+4
jal	*	*	ALU	J	*	PC	lmm	Add	Read	1	PC+4
auipc	*	*	+4	U	*	PC	Imm	Add	Read	1	ALU





Combinational Logic Control

- Decoder is typically hierarchical
 - First decode opcode, and figure out instruction type
 - E.g. branches are Inst[6:2] = 11000
 - Then determine the actual instruction
 - Inst[30] + Inst[14:12]
- Modularity helps simplify and speed up logic


Complete RV32I Datapath with Control

• Narrows problem space for logic synthesis



Combinational Logic Control

• Simple example: BrUn




inst[14:13] inst[12] 00


Berkeley @000

43 Berkeley ⊚000

- ·How to decode whether BrUn is 1?
 - •BrUn = Inst [13] Branch
 - •Branch = Inst[6] Inst[5] !Inst[4] !Inst[3] !Inst[2]


Inst[19:15] Asel EECS151 L09 PIPELINING Berkeley @000





- 1) $t_{clk-q} + t_{Add} + t_{IMEM} + t_{Reg} + t_{BComp} + t_{ALU} + t_{DMEM} + t_{mux} + t_{Setup}$
- 2) $t_{clk-q} + t_{IMEM} + max\{t_{Reg}, t_{Imm}\} + t_{ALU} + 2t_{mux} + t_{Setup}$
- 3) $t_{clk-q} + t_{IMEM} + max\{t_{Reg}, t_{Imm}\} + t_{ALU} + 3t_{mux} + t_{DMEM} + t_{Setup}$
- 4) None of the above

Berkeley ©000




- 1) $t_{clk-q} + t_{Add} + t_{IMEM} + t_{Reg} + t_{BComp} + t_{ALU} + t_{DMEM} + t_{mux} + t_{Setup}$
- 2) $t_{clk-q} + t_{IMEM} + max\{t_{Reg}, t_{Imm}\} + t_{ALU} + 2t_{mux} + t_{Setup}$
- 3) $t_{clk-q} + t_{IMEM} + max\{t_{Reg}, t_{Imm}\} + t_{ALU} + 3t_{mux} + t_{DMEM} + t_{Setup}$
- 4) None of the above


Berkeley @000




Pipelining




Complete RV32I Datapath with Control





- Control signals derived from instruction

 - Information is stored in pipeline registers for use by later stages



Summary

- RISC-V ISA
 - Completed the datapath with B-, J-, U-instructions
- Control
 - Can be implemented as a ROM while prototyping
 - Synthesized as custom logic
- Pipelining to increase throughput
 - 5-stage pipeline example





