# **EECS151: Introduction to Digital Design and ICs**

# Lecture 4 – Verilog II

# **Bora Nikolić**



The Berkeley Remix Podcast, Season 4, Episode 2, "Berkeley Lightning: A Public University's Role in the Rise of Silicon Valley"

IC chip from Hewlett Packard 34C Calculator, 1979-83. Some of the calculator's revolutionary features were designed by UC Berkeley computer scientist William M. Kahan





#### Review

- Electronic systems can be realized by using embedded processors, FPGAs and ASICs
- Verilog is a common design entry for synthesis
- Design flows for FPGAs and ASICs differ
  - But also have similarities
  - LA labs: ASIC
  - LB labs: FPGA



Verilog


3 Berkeley By NC SA

# Verilog Introduction

- A module definition describes a component in a circuit
- Two ways to describe module contents:
  - Structural Verilog
    - List of sub-components and how they are connected
    - Just like schematics, but using text
    - tedious to write, hard to decode
    - You get precise control over circuit details
    - May be necessary to map to special resources of the FPGA/ASIC
  - Behavioral Verilog
    - Describe what a component does, not how it does it
    - Synthesized into a circuit that has this behavior
    - Result is only as good as the tools
- Build up a hierarchy of modules. Top-level module is your entire design (or the environment to test your design).

# Logic Synthesis

- Verilog and VHDL started out as simulation languages but soon programs were written to automatically convert
   Verilog code into low-level circuit descriptions (netlists)
- Synthesis converts Verilog (or other HDL) descriptions to a logic mapping by using technology-specific primitives:
  - For FPGA: LUTs, flip-flops, and BRAMs
  - For ASICs: standard cells and memory macros
- In addition, synthesis algorithms optimize the implementation for delay and power



# Verilog Modules and Instantiation

- Modules define circuit components.
- Instantiation defines hierarchy of the design.

```
adder
addr_cell
```

```
port list
            module addr_cell (a, b, cin, s, cout);
               input
                       a, b, cin;
                                        ___ port declarations (input, output,
keywords
              output s, cout;
                                          or inout)
                module body
            endmodule
            module adder (A, B, S);
            addr cell acl ( ... connections ... );
            endmodule
```

Note: A module is not a function in the C sense. There is no call and return mechanism. Think of it more like a hierarchical data structure.

Testbench is typically the top-level module






Structural Verilog


### Structural Model - XOR example

```
module name
 module xor_gate ( out, a, b );
    input a, b;
                                             port declarations
    output
                out;
                                            internal signal declarations
    wire
                aBar, bBar, t1, t2;
Built-in gates
                               instances
    not invA (aBar, a);
    not invB (bBar, b);
                                                     and1
    and and1 (t1, a, bBar);
                                                                 out
    and and2 (t2, b, aBar);
         or1 (out, t1, t2);
    or
                                                    and2
 endmodule
                           Interconnections (note output is first)
            Instance name
```

- Notes:
  - The instantiated gates are not "executed". They are active always.
  - xor gate already exists as a built-in (so really no need to define it).
  - Undeclared variables assumed to be wires. Don't let this happen to you!

# Structural Example: 2-to1 mux






- a) 2-input mux symbol
- b) 2-input mux gate-level circuit diagram

```
/* 2-input multiplexer in gates */
module mux2 (in0, in1, select, out);
   input in0,in1,select;
                                                       C++ style comments
   output out;
   wire s0,w0,w1;
                              Built-ins don't need instance names
                                                  Multiple instances can share the same
   not (s0, select);
                                                 -"main" name.
   and (w0, s0, in0),
        (w1, select, in1);
                                              Built-ins gates can have > 2 inputs. Ex:
       (out, w0, w1);
   or
                                              and (w0, a, b, c, d);
endmodule // mux2
```

# Instantiation, Signal Array, Named ports



- a) 4-input mux symbol b
- b) 4-input mux implemented with 2-input muxes

```
/* 2-input multiplexor in gates */
module mux2 (in0, in1, select, out);
  input in0,in1,select;
  output out;
  wire s0,w0,w1;
  not (s0, select);
  and (w0, s0, in0),
        (w1, select, in1);
  or (out, w0, w1);
endmodule // mux2
```

#### Aside: Netlists

- Netlist is a description of the connectivity of an electronic circuit
  - Netlist consists of a list of components in a circuit and a list of the nodes they are connected to. A wire (net) connects two or more components
- Structural Verilog is one form of describing a netlist
- Most common netlist format is EDIF (Electronic Design Exchange Format)
  - Established in 1985, still in use

# Administrivia

- Lab 2 this week
  - Lab 3 starts next week
- Homework 1 due this Friday.
- Homework 2 out this Thursday.
  - More involved!



# Behavioral Verilog

# Simple Behavioral Model

```
module foo (out, in1, in2);
input in1, in2;
output out;

assign out = in1 & in2;

Connects out to be the logical "and"
of in1 and in2.
```

#### endmodule

Short-hand for explicit instantiation of bit-wise "and" gate (in this case).


The assignment continuously happens, therefore any change on the RHS is reflected in **out** immediately (except for the small delay associated with the implementation of the practical &).

Not like an assignment in C that takes place when the program counter gets to that place in the program.

### Example - Ripple Adder

```
module FullAdder(a, b, ci, r, co);
  input a, b, ci;
  output r, co;

assign r = a ^ b ^ ci;
  assign co = a&ci | a&b | b&cin;
```



endmodule

```
module Adder(A, B, R);
input [3:0] A;
input [3:0] B;
output [4:0] R;
```

```
wire c1, c2, c3;
FullAdder
add0(.a(A[0]), .b(B[0]), .ci(1'b0), .co(c1), .r(R[0])),
add1(.a(A[1]), .b(B[1]), .ci(c1), .co(c2), .r(R[1])),
add2(.a(A[2]), .b(B[2]), .ci(c2), .co(c3), .r(R[2])),
add3(.a(A[3]), .b(B[3]), .ci(c3), .co(R[4]), .r(R[3]));
endmodule
```


# Verilog Operators

Verilog Operator	Name	Functional Group
()	bit-select or part-select	
()	parenthesis	
- ~ & - ~ ^ or ^ ~	logical negation negation reduction AND reduction OR reduction NAND reduction NOR reduction XOR reduction XNOR	Logical Bit-wise Reduction Reduction Reduction Reduction Reduction Reduction
+ -	unary (sign) plus unary (sign) minus	Arithmetic Arithmetic
{}	concatenation	Concatenation
{{ }}	replication	Replication
* / %	multiply divide modulus	Arithmetic Arithmetic Arithmetic
+	binary plus binary minus	Arithmetic Arithmetic
<< >>	shift left shift right	Shift Shift

> >= < <=	greater than Relational greater than or equal to less than Relational less than or equal to Relational	
== !=	logical equality Equality logical inequality Equality	
=== !==	case equality case inequality	Equality Equality
&	bit-wise AND Bit-wise	
^ ^~ or ~^	bit-wise XOR Bit-wise bit-wise XNOR Bit-wise	
	bit-wise OR	Bit-wise
&&	logical AND	Logical
11	logical OR Logical	
7:	conditional Conditional	

#### Values

Logic	Description
0	Logic 'O' or false
1	Logic '1' or true
x	Don't care or unknown value
z	High impedance state



# Verilog Numbers

#### Constants:

- 14 ordinary decimal number
- -14 2's complement representation
- 12'b0000\_0100\_0110 binary number ("\_" is ignored)
- 12'h046 hexadecimal number with 12 bits

#### Signal Values:


```
By default, values are unsigned
```

```
e.g., C[4:0] = A[3:0] + B[3:0];
if A = 0110 (6) and B = 1010(-6)
C = 10000 (not 00000)
i.e., B is zero-padded, not sign-extended
```

```
wire signed [31:0] x;

Declares a signed (2's complement) signal array.
```





Verilog Assignment Types

18 Berkeley © \$0

BY NG SA

# Continuous Assignment Examples

```
wire [3:0] A, X,Y,R,Z;
                                      wire [7:0] P;
assign R = X \mid (Y \& \sim Z);
                                      wire r, a, cout, cin;
assign r = &X; < reduction
                                 use of bit-wise Boolean operators
assign R = (a == 1'b0) ? X : Y; \leftarrow conditional operator
assign P = 8'hff; <-- example constants
assign P = X * Y; arithmetic operators (use with care!)
assign P[7:0] = \{4\{X[3]\}, X[3:0]\}; (ex: sign-extension)
                                      bit field concatenation
assign \{\text{cout}, R\} = X + Y + \text{cin};
assign Y = A << 2; ← bit shift operator
assign Y = \{A[1], A[0], 1'b0, 1'b0\}; \leftarrow equivalent bit shift
```

### Non-Continuous Assignments

A bit unusual from a hardware specification point of view. Shows off Verilog roots as a simulation language.

```
"always" block example:
```

```
module and or gate (out, in1, in2, in3);
            in1, in2, in3;
  input
  output
              out;
                         "reg" type declaration. Not really a register
  reg
               out;
                          in this case. Just a Verilog idiosyncrasy.
  always @(in1 or in2 or in3) begin
      out = \((in1 & in2) | in3;
                                              "sensitivity" list,
 end
                                             triggers the action in
                                                 the body.
endmodule
                             brackets multiple statements (not
                               necessary in this example).
   lsn' t this just: assign out = (in1 & in2) | in3;?
                                         Why bother?
```



# **Always Blocks**

Always blocks give us some constructs that are impossible or awkward in continuous assignments.

### case statement example:

```
module mux4 (in0, in1, in2, in3, select, out);
    input in0,in1,in2,in3;
    input [1:0] select;
    output
                 out;
                   out;
    req
    always @ (in0 in1 in2 in3 select)
    case (select)
       <sup>2</sup> b00: out=in0;
keyword 2'b01: out=in1;
                                          The statement(s) corresponding
                                           to whichever constant matches
        2'b10: out=in2;
                                               "select" get applied.
        2'b11: out=in3;
    endcase
 endmodule // mux4
             Couldn't we just do this with nested "if"s?
                                          Well yes and no!
```

# **Always Blocks**

#### Nested if-else example:

```
module mux4 (in0, in1, in2, in3, select, out);
  input in0,in1,in2,in3;
  input [1:0] select;
  output out;
  reg out;

always @ (in0 in1 in2 in3 select)
  if (select == 2'b00) out=in0;
    else if (select == 2'b01) out=in1;
        else if (select == 2'b10) out=in2;
        else out=in3;
endmodule // mux4
```

Nested if structure leads to "priority logic" structure, with different delays for different inputs (in3 to out delay > than in0 to out delay).

Case version treats all inputs the same.

# Verilog and SystemVerilog Data Types

Verilog nets

reg - can 'hold' a value. Often,
but not always represents
registers

LHS of signals assigned within 'always' statement

wire — cannot hold a value, has to be driven. Represents connections.

LHS of signals assigned outside 'always' statements (continuous assignment)

SystemVerilog

logic - generic data type

net - can have multiple

drivers

## Review - Ripple-Carry Adder Example

```
module FullAdder(a, b, ci, r, co);
  input a, b, ci;
  output r, co;

assign r = a ^ b ^ ci;
  assign co = a&ci + a&b + b&cin;
endmodule
FA
```

```
a2 b2
                                              a1 b1
                                                       a0 b0
                            a3 b3
module Adder(A, B, R);
  input [3:0] A;
  input [3:0] B;
                             FA
                                       FΑ
                                                FΑ
                                                         FΑ
  output [4:0] R;
 wire c1, c2, c3;
  FullAdder
                                        r2
  add0(.a(A[0]), .b(B[0]), .ci(1'b0), .co(c1),
                                                 .r(R[0])),
  add1(.a(A[1]), .b(B[1]), .ci(c1), .co(c2), .r(R[1])),
  add2(.a(A[2]), .b(B[2]), .ci(c2), .co(c3), .r(R[2])),
  add3(.a(A[3]), .b(B[3]), .ci(c3), .co(R[4]), .r(R[3]));
endmodule
```

# Example - Ripple Adder Generator

Parameters give us a way to generalize our designs. A module becomes a "generator" for different variations. Enables design/module reuse. Can simplify testing.

```
Declare a parameter with default value.
module Adder(A, B, R);
                          Note: this is not a port. Acts like a "synthesis-time" constant.
  parameter N = 4;
  input [N-1:0] A;
                          -- Replace all occurrences of "4" with "N".
  input [N-1:0] B;
  output [N:0] R;
                       variable exists only in the specification - not in the final circuit.
  wire [N:0] C;
                             Keyword that denotes synthesis-time operations
  genvar i;
                                For-loop creates instances (with unique names)
 generate
    for (i=0; i<N; i=i+1) begin:bit
      FullAdder add(.a(A[i], .b(B[i]), .ci(C[i]), .co(C[i+1]), .r(R[i]));
   end
  endgenerate
                                  Adder adder4 ( ... );
                                                            Overwrite parameter
  assign C[0] = 1'b0;
                                  Adder #(.N(64))
                                                              N at instantiation.
  assign R[N] = C[N];
                                   adder64 ( ... );
endmodule
```

### More on Generate Loop

Permits variable declarations, modules, user defined primitives, gate primitives, continuous assignments, initial blocks and always blocks to be instantiated multiple times using a for-loop.

```
// Gray-code to binary-code converter
module gray2bin1 (bin, gray);
                                               variable exists only in
    parameter SIZE = 8;
                                              the specification - not in
    output [SIZE-1:0] bin;
                                                  the final circuit.
    input [SIZE-1:0] gray;
                                              Keywords that denotes
    genvar i
                                            synthesis-time operations
    generate for (i=0; i<SIZE; i=i+1)</pre>
                                                      For-loop creates instances
begin:bit
                                                            of assignments
      assign bin[i] = ^gray[SIZE-1:i];
                                                        Loop must have
    end endgenerate
                                                        constant bounds
  endmodule
```

generate if-else-if based on an expression that is deterministic at the time the design is synthesized.


**generate case**: selecting case expression must be deterministic at the time the design is synthesized.



# Defining Processor ALU in 5 mins

- Modularity is essential to the success of large designs
- High-level primitives enable direct synthesis of behavioral descriptions (functions such as additions, subtractions, shifts (<< and >>), etc.

## Example: A 32-bit ALU



#### Function Table

F2	F1	FO	Function
0	0	0	A + B
0	0	1	A + 1
0	1	0	A - B
0	1	1	A - 1
1	0	X	A * B

#### Module Definitions

#### 2-to-1 MUX 3-to-1 MUX module mux32three(i0,i1,i2,sel,out); module mux32two(i0,i1,sel,out); input [31:0] i0,i1,i2; input [31:0] i0,i1; input [1:0] sel; input sel; output [31:0] out; output [31:0] out; reg [31:0] out: assign out = sel ? i1 : i0; always @ (i0 or i1 or i2 or sel) begin endmodule case (sel) 2'b00: out = i0;32-bit Adder 2'b01: out = i1:module add32(i0,i1,sum); 2'b10: out = i2:default: out = 32'bx; input [31:0] i0,i1; output [31:0] sum; endcase end assign sum = i0 + i1; endmodule endmodule 16-bit Multiplier 32-bit Subtractor module mul16(i0,i1,prod); module sub32(i0,i1,diff); input [15:0] i0,i1; input [31:0] i0,i1; output [31:0] prod; output [31:0] diff: // this is a magnitude multiplier assign diff = i0 - i1; // signed arithmetic later

assign prod = i0 \* i1;

endmodule

endmodule

## **Top-Level ALU Declaration**

Given submodules:

```
module mux32two(i0,i1,sel,out);
module mux32three(i0,i1,i2,sel,out);
module add32(i0,i1,sum);
module sub32(i0.i1.diff);
module mul16(i0,i1,prod);
```

Declaration of the ALU Module:


```
module alu(a, b, f, r);
  input [31:0] a, b;
  input [2:0] f;
 output [31:0] r;
```

```
wire [31:0] addmux_out, submux_out;
```

```
lwire [31:0] add_out, sub_out, mul_out;
```

module

```
iadder_mux(.io(b), .i1(32'd1), .sel(f[0]), .out(addmux_out));
 mux32two
            |sub_mux(.io(b), .i1(32'd1), .sel(f[0]), .out(submux_out));
 mux32two
 add32
            'our_adder(.i0(a), .i1(addmux_out), .sum(add_out));
 sub32
            'our_subtractor(.i0(a), .i1(submux_out), .diff(sub_out));
 mul16
            'our_multiplier(.i0(a[15:0]), .i1(b[15:0]), .prod(mul_out));
 | mux32three|output_mux(.i0(add_out), .i1(sub_out), .i2(mul_out), .sel(f[2:1]), .out(r));
endmodule
```



intermediate output nodes

corresponding wires/regs in

(unique)


instance names




# Top-Level ALU Declaration, take 2

- No Hierarchy:
- Declaration of the ALU Module:

```
module alu(a, b, f, r);
  input [31:0] a, b;
  input [2:0] f;
  output [31:0] r;
  always @ (a or b or f)
    case (f)
      3'b000: r = a + b;
      3'b001: r = a + 1'b1;
      3'b010: r = a - b;
      3'b011: r = a - 1'b1;
      3'b100: r = a * b;
      default: r = 32'bx;
    endcase
endmodule
```



Will this synthesize into 2 adders and 2 subtractors or 1 of each?



Sequential Logic, Take 2


Berkeley © SO BY NG SA

# Latches and Flip-Flops

• Flip-flop is edge-triggered, latch is level-sensitive


- D Flip-flop
  - Rising edge


Signifies 'edge triggered'



- D Latch
  - TransparentHIGH


Level sensitive if there is no 'edge'






# Timing

#### Combinational logic timing




A is arriving late (is in the critical path)



B is arriving late (is in the critical path)


> HL and LH transition differ  $t_{A-Out}$  and  $t_{B-Out}$  differ In CMOS, propagation delay depends on:

- Gate type, size (output resistance)
- Capacitive loading
- Input slope




# **Timing**

Flip-flop timing
 (latch timing will be covered later)




- Setup and hold times
  - Data cannot change in the interval of setup time **before** the clock edge to hold time **after** the clock edge




# Register

4-bit register



Accumulator



# Summary

- Verilog is the most-commonly used HDL
- We have seen combinatorial constructs
  - Assign statement
  - Always blocks
  - Sequential next week
- Practice is the best way to learn a new language...