



# EECS151 : Introduction to Digital Design and ICs

## Lecture 27 – Chips, Summary

Bora Nikolić

Lotfi Zadeh

Lotfi Atasker Zadeh (February 1921 – 6 September 2017) was a mathematician, computer scientist, electrical engineer, artificial intelligence researcher, and professor of computer science at the University of California, Berkeley. Zadeh is best known for proposing fuzzy mathematics, consisting of several fuzzy-related concepts: fuzzy sets, fuzzy logic, fuzzy algorithms, fuzzy semantics, fuzzy languages, fuzzy control, fuzzy systems, fuzzy probabilities, fuzzy events, and fuzzy information. Zadeh was a founding member of the Eurasian Academy.

Wikipedia



EECS151/251A L27 SUMMARY

Nikolić Fall 2021

Berkeley

### Review

- Flash
  - Single-level vs multi-level
  - Read and Write Flash Cell
  - NAND vs NOR
- NVRAM
- CAM
- Parallelism for higher performance and lower power

EECS151/251A L27 SUMMARY


Nikolić Fall 2021

Berkeley



### Chip Packaging, I/O

### Bonding Pad Design



EECS151/251A L27 SUMMARY


Nikolić Fall 2021

Berkeley

### ESD Protection

- When a chip is being connected to a board, there is unknown (potentially large) static voltage difference
- Equalizing potentials requires (large) charge flow through the pads
- Diodes sink this charge into the substrate – need guard rings to pick it up.

### ESD Protection




EECS151/251A L27 SUMMARY

Nikolić Fall 2021


Berkeley

### Chip Packaging



- Bond wires (~20µm) are used to connect the package to the chip
- Pads are arranged in a frame around the chip
- Pads are relatively large ~20-100µm (40-200µm pitch)
- Many chips areas are 'pad limited'

### Pad Frame






EECS151/251A L27 SUMMARY

Nikolić Fall 2021

Berkeley

## Chip Packaging

- Most modern chips are 'flip-chip' packaged
  - Pads are distributed around the chip
  - The soldering balls are placed on pads
  - The chip is 'flipped' onto the package
  - Can have many more pads



## Supply Distribution

EECS151/251A, L27 SUMMARY

Nikolić Fall 2021



EECS151/251A, L27 SUMMARY

Nikolić Fall 2021




## Impact of Resistance

- Impact of resistance is commonly seen in power supply distribution:
  - IR drop
  - Voltage variations
- Power supply is distributed to minimize the IR drop and compensate for the inductances

## RI Introduced Voltage Drop and Noise

- Supply current:
  - Average
  - Time varying component, depends on activity



EECS151/251A, L27 SUMMARY

Nikolić Fall 2021




EECS151/251A, L27 SUMMARY

Nikolić Fall 2021




## Resistance and the Power Distribution Problem

- Intel Skylake-SP power map
  - Power draw varies a lot across the die



## Power Converts to Heat

- Intel Skylake-SP thermal map
  - Temperature varies across the die
  - Leakage strongly depends on temperature



EECS151/251A, L27 SUMMARY

Nikolić Fall 2021




EECS151/251A, L27 SUMMARY

Nikolić Fall 2021




## Power Distribution

- Low-level distribution is in Metal 1/2
- Power has to be 'strapped' in higher layers of metal.
- The spacing is set by IR drop, electromigration, inductive effects
- Always use multiple contacts on straps



## Modern Example: Intel Skylake-SP

- Many power domains



- Vcc: core supply (per core)
- Vccdm: Un-core supply
- Vccsa: System Agent supply
- Vccio: Infrastructure supply
- Vccsfr: PLL supply
- Vccddr: DDR logic supply
- Vccddra: DDR I/O supply

- 9 primary VCC domains are partitioned into 35 VCC planes

EECS151/251A, L27 SUMMARY

Nikolić Fall 2021




EECS151/251A, L27 SUMMARY

S.Tam, ISSCC'18

Nikolić Fall 2021



## Decoupling Capacitors




### Decoupling capacitors are added:

- On the board (right under the supply pins)
- On the chip (under the supply straps, near large buffers)

## Decoupling Capacitors

- Under the die




- Intel Skylake-SP

- Intel Pentium 4 socket

## Administrivia

- Special lecture on Monday, Dec 6. at 11:00am
  - FPGA prototyping
  - Not on final, but very useful
- Project, project, project !
  - Final checkoffs on Dec. 7
- Homework 11 due Dec 3.
- Final is on December 13, 11:30-2:30
  - Review session next Wednesday

## This Class




## What This Class is All About?

- **Introduction to digital integrated circuit and system engineering**
  - Key concepts needed to be a good digital system designer
  - Discover your own creativity!
- **Learn models that allow reasoning about design behavior**
  - Manage design complexity through abstraction and understanding of tools
  - Allow analysis and optimization of the circuit's performance, power, cost, etc.
- **Learn how to make sure your circuit and system works**
  - There are way more ways to mess up a chip than to get it right.

Learn by doing!


## Design Process

- Design through layers of abstractions



## Field Has Advanced


- Apple M1Pro and M1Max



<https://www.apple.com/newsroom/2021/10/introducing-m1-pro-chips-apple-has-ever-built/>

## Field Has Advanced

- Intel's roadmap to 18A





## CS152/252 – Computer Architecture and Engineering

- Some have taken before EECS151
  - Taught only in Spring
- (More) advanced topics in computer architecture: Superscalar, out-of-order machines, vectors, GPUs, multithreading, memory hierarchy


To Probe Further



## Digital Systems/Computer Architecture Research

- Exploring new areas by using high productivity design


- Language: Chisel
- Same control over RTL as Verilog
- Higher software abstraction level
  - Powerful parameterization, functional and object-oriented programming, static typing
  - Huge base of existing software libraries



<https://www.chisel-lang.org/>

## RISC-V Rocket and BOOM


- Rocket core



- 64-bit 5-stage single-issue in-order pipeline
- Design minimizes impact of long clock-to-output delays of compiler-generated RAMs
- 64-entry BTB, 256-entry BHT, 2-entry RAS (parameterized)
- MMU supports page-based virtual memory
- IEEE 754-2008-compliant FPU
  - Supports SP, DP FMA with hw support for subnormals


<https://github.com/chipsalliance/rocket-chip>

## BOOM Microarchitecture



Block diagram from WikiChip

## RocketChip Generator



Tiles: unit of replication for a core

- CPU
- L1 Caches
- Page-table walker

L2 banks:

- Receive memory requests

FrontBus:

- Connects to DMA devices

ControlBus:

- Connects to core-complex devices

PeripheryBus:

- Connects to other devices

SystemBus:

- Ties everything together


## Building Complete SoCs

- Design and simulate complete prototype systems



## High-Speed I/O


- 28Gb/s → 56Gb/s → 112Gb/s → 224Gb/s → Optical ?



TSMC, IEDM'19

## We Have a Generator For That, Too!

- But it is mostly analog
- Designed as a Berkeley Analog Generator (BAG)



- Deeper prerequisite chain
- EE105 → EE140/240A → EE240C or 290C (high-speed links)

EECS151/251A L27 SUMMARY

Hkaili Fall 2021

33



## EE251B – Advanced Digital Circuits

- Starts with a deeper dive into technology, devices and models
- SoC architecture, interconnect
- Variability and a case study of large SRAM arrays
- Most of the class is low-power design and power management
- ASIC projects

- Pending campus approval

EECS151/251A L27 SUMMARY


Hkaili Fall 2021

34





## EE194/290 – Advanced Topics Classes

- Spring'22 Tapeout class (+ testing class, Fall'22)



1 mm x 1 mm in 28nm



- Spring'22 class will use Intel 16
  - Organizational meeting next Friday
  - Compute accounts, NDAs for technology access

EECS151/251A L27 SUMMARY

Hkaili Fall 2021

35



## Summary

- We accomplished a lot in this class
  - We hope changes we made were seamless
  - Worked nearly as hard as you did ☺
- We had a ton of fun
- And hope you had too!

EECS151/251A L27 SUMMARY

Hkaili Fall 2021

36

