EECS151: Introduction to Digital Design and ICs

Lecture 4 - Verilog II

Bora Nikolić

The Berkeley Remix Podcast, Season 4, Episode 2, "Berkeley Lightning: A Public University's Role in the Rise of Silicon Valley'

> IC chip from Hewlett Packard 34C Calculator, 1979-83. Some of the calculator's revolutionary features were designed by UC Berkeley computer scientist William M. Kahan



Berkeley @000

Berkeley ⊚000

Review

- Electronic systems can be realized by using embedded processors, FPGAs
- Verilog is a common design entry for synthesis
- Design flows for FPGAs and ASICs differ
 - But also have similarities
 - LA labs: ASIC
 - LB labs: FPGA







Verilog

Verilog Introduction

- A $\underline{\mathtt{module}}$ definition describes a component in a circuit
- Two ways to describe module contents:
 - Structural Veriloa
 - List of sub-components and how they are connected
 - Just like schematics, but using text
 - tedious to write, hard to decode
 - You get precise control over circuit details
 - May be necessary to map to special resources of the FPGA/ASIC
 - Behavioral Verilog
 - Describe what a component does, not how it does it
 - Synthesized into a circuit that has this behavior
 - Result is only as good as the tools
- Build up a hierarchy of modules. Top-level module is your entire design (or the environment to test your design).


Berkeley ⊚000

adder

addr cell

Logic Synthesis

- Verilog and VHDL started out as simulation languages but soon programs were written to automatically convert Verilog code into low-level circuit descriptions (netlists)
- Synthesis converts Verilog (or other HDL) descriptions to a logic mapping by using technology-specific primitives:
 - For FPGA: LUTs, flip-flops, and BRAMs
 - For ASICs: standard cells and memory macros
- In addition, synthesis algorithms optimize the implementation for delay and power



Verilog Modules and Instantiation

- Modules define circuit components.
- Instantiation defines hierarchy of the design.



endmodule

Note: A module is not a function in the C sense. There is no call and return mechanism. Think of it more like a hierarchical data structure. Testbench is typically the top-level module


EECS151/251A L04 VERILOG II

Berkeley ©000



Structural Verilog

Structural Model - XOR example



- Notes:
 - The instantiated gates are not "executed". They are active always.
 - xor gate already exists as a built-in (so really no need to define it).
- Undeclared variables assumed to be wires. Don't let this happen to you!

EECS151/251A L04 VERILOG II

Berkeley @000

Berkeley @000

Structural Example: 2-to1 mux a) 2-input mux symbol b) 2-input mux gate-level circuit diagram /* 2-input multiplexer in gates */ module mux2 (in0, in1, select, out); input in0,in1,select; output out; wire s0.w0.w1: and (w0, s0, in0), (w1, select, ir or (out, w0, w1); Built-ins gates can have > 2 inputs. Ex:

and (w0, a, b, c, d);

Berkeley @000

Instantiation, Signal Array, Named ports

```
"Y - 2-input multiplexor in gates */
module mux2 (in0, in1, select, out);
input in0, in1, select;
output out;
vire s0, v0, v1;
not (s0, select);
and (v0, s0, in0),
    (v1, select, in1);
or (out, v0, v1);
endmodule // mux2
```

```
module mux4 (in0, in1, in2, in3, select, out);
input in0,in1,in2,in3;
                                  ... Signal array. Declares select[1], select[0]
input [1:0] select:
output out;
wire w0,w1;
  mux2
    m0 (.select(select[0]), .in0(in0), .in1(in1), .out(w0)),
    ml (.select(select[0]), .in0(in2), .in1(in3), .out(w1)),
m3 (.select(select[1]), .in0(w0), .in1(w1), .out(out));
endmodule // mux4
```

Berkeley ©000

Aside: Netlists

endmodule // mux2

- Netlist is a description of the connectivity of an electronic circuit
 - · Netlist consists of a list of components in a circuit and a list of the nodes they are connected to. A wire (net) connects two or more components
- Structural Verilog is one form of describing a netlist
- Most common netlist format is EDIF (Electronic Design Exchange Format)
 - Established in 1985, still in use

Administrivia

- · Lab 2 this week
 - Lab 3 starts next week
- Homework 1 due this Friday.
- Homework 2 out this Thursday.
 - More involved!

Berkeley @000

Berkeley ⊚000



Behavioral Verilog

Simple Behavioral Model

```
module foo (out, in1, in2);
  input
                   in1, in2;
  output
                   out:
                                         Connects out to be the logical "and
      assign out = in1 & in2;
                                         of in1 and in2.
```

Short-hand for explicit instantiation of bit-wise "and" gate (in this case).

The assignment continuously happens, therefore any change on the RHS is reflected in \mathtt{out} immediately (except for the small delay associated with the implementation of the practical &).


Not like an assignment in C that takes place when the program counter gets to that place in the program.

EECS151/251A L04 VERILOG II

Berkeley @000

Example - Ripple Adder

251A L04 VERILOG II



Verilog Operators

Verilog Operator	Name	Functional Group								
()	bit-select or part-select									
()	parenthesis					Value	es			
T	logical negation	Logical	. >	greater than	Relational Relational	Logic	Descri	ption		
8.	reduction AND reduction OR reduction NAND	Bit-wise Reduction Reduction Reduction	>= <	greater than or equal to less than less than or equal to	Relational Relational	0	Logic '	O' or false		
-&			<=			1	Logic '	1' or true		
~ reduction NO	reduction NOR reduction XOR	Reduction Reduction	1-	logical equality logical inequality	Equality Equality	×	Don't	are or unknown	s value	
~^ Of ^~		Reduction		case equality	Equality	ı î				
+	unary (sign) plus unary (sign) minus	Arithmetic Arithmetic	!	case inequality	Equality		0			
-			8	bit-wise AND	Bit-wise	vcc		vcc	voc	
()	concatenation	Concatenation	^~ or ~^	bit-wise XOR bit-wise XNOR	Bit-wise Bit-wise	↓.		1	↓,	
{{}}	replication	Replication		bit-wise OR	Bit-wise	1 1			4	
	multiply divide	Arithmetic Arithmetic Arithmetic	88	logical AND	Logical	1	-0		-	
%	modulus		11	logical OR	Logical	i i	0	·/ 1	'/ Z	
*	binary plus binary minus	Arithmetic Arithmetic	?:	conditional	Conditional	GND	~	GND	GND	
<< >>	shift left shift right	Shift Shift								

Berkeley @000

Berkeley ©000

EECS151/251A L04 VERILOG II

Verilog Numbers

Constants:

- ordinary decimal number
- -14 2's complement representation
- 12'b0000_0100_0110 binary number ("_" is ignored)
- 12'h046 hexadecimal number with 12 bits

Signal Values:

```
By default, values are unsigned
            e.g., C[4:0] = A[3:0] + B[3:0];
            if A = 0110 (6) and B = 1010(-6)
C = 10000 (not 00000)
i.e., B is zero-padded, not sign-extended
```

wire signed [31:0] x; Declares a signed (2's complement) signal array.



Verilog Assignment Types

Berkeley @000

Berkeley @000

Continuous Assignment Examples

```
wire [3:0] A, X,Y,R,Z;
wire [7:0] P;
assign R = X \mid (Y \& \sim Z):
assign r = &X;
                                  use of bit-wise Boolean operators
assign R = (a == 1'b0) ? X : Y; conditional operator
assign P = 8'hff; example constants
assign P = X * Y; arithmetic operators (use with care!)
assign P[7:0] = \{4\{X[3]\}, X[3:0]\}; (ex: sign-extension)
assign {cout, R} = X + Y + cin; bit field concatenation
assign Y = A << 2; bit shift operator
assign Y = {A[1], A[0], 1'b0, 1'b0}; \leftarrow equivalent bit shift
```

Non-Continuous Assignments

A bit unusual from a hardware specification point of view. Shows off Verilog roots as a simulation language.

"always" block example:

```
module and_or_gate (out, in1, in2, in3);
   input
                 in1, in2, in3;
   output
                 out:
                             "reg" type declaration. Not really a register in this case. Just a Verilog idiosyncrasy.
  reg
                 out;
  always @ in1 or in2 or in3) begin
       out = (in1 & in2) | in3;
                                                      "sensitivity" list,
  end
                                                    triggers the action in the body.
                                 brackets multiple statements (not necessary in this example).
endmodule
   lsn't this just: assign out = (in1 & in2) | in3;?
```

Why bother?

Always Blocks

Always blocks give us some constructs that are impossible or awkward in continuous assignments.

case statement example:

```
module mux4 (in0, in1, in2, in3, select, out);
       input in0,in1,in2,in3;
input [1:0] select;
output out;
                             out;
always @ (in0 in1 in2 in3 select)
| case (select)
| 2'b00: out=in0;
| keyword 2'b01: out=in1;
| 2'b10: out=in2;
| 2'b11: out=in3;
                                                                  The statement(s) correspond
                                                                  to whichever constant matches
                                                                          "select" get applied.
      endcase
 endmodule // mux4
```

Couldn't we just do this with nested "if"s? Well yes and no!

drivers

/251A L04 VERILOG II

Berkeley ⊚000

Berkeley ⊚000

Always Blocks

EECS151/251A L04 VERILOG II

Nested if-else example:

```
module mux4 (in0, in1, in2, in3, select, out);
  input in0,in1,in2,in3;
  input [1:0] select;
    output
                      out:
   always @ (in0 in1 in2 in3 select)
        (select == 2'b00) out=in0;
else if (select == 2'b01) out=in1;
                else if (select == 2'b10) out=in2;
else out=in3;
endmodule // mux4
```

Nested if structure leads to "priority logic" structure, with different delays for different inputs (in3 to out delay > than in0 to out delay).

Case version treats all inputs the same.

EECS151/251A L04 VERILOG II

EECS151/251A L04 VERILOG II

Berkeley ©000

Berkeley ⊚000

Verilog and SystemVerilog Data Types

Verilog nets

reg - can 'hold' a value. Often, but not always represents registers

LHS of signals assigned within 'always' statement

wire - cannot hold a value, has to be driven. Represents connections.

LHS of signals assigned outside 'always' statements (continuous assianment)

EECS151/251A L04 VERILOG II

SystemVerilog

logic - generic data type net - can have multiple

Review - Ripple-Carry Adder Example

```
module FullAdder(a, b, ci, r, co);
    input a, b, ci;
output r, co;
   assign r = a ^ b ^ ci;
assign co = a&ci + a&b + b&cin;
endmodule
module Adder(A, B, R);
  input [3:0] A;
input [3:0] B;
output [4:0] R;
  wire c1, c2, c3;
FullAdder
   add0(.a(A[0]), .b(B[0]), .ci(1'b0), .co(c1),
  add1(.a(A[1]), .b(B[1]), .ci(c1),
add2(.a(A[2]), .b(B[2]), .ci(c2),
add3(.a(A[3]), .b(B[3]), .ci(c3),
                                                             .co(c2),
                                                                              .r(R[1])),
                                                              . co (c3)
```

Berkeley @090

Berkeley @000

Parameters give us a way to generalize our designs. A module becomes a "generator" for different variations. Enables design/module reuse. Can simplify testing. Declare a parameter with default value. odule Adder(A, B, R); Note: this is not a port. Acts like a "synthesis-time" constant. parameter N = 4; input [N-1:0] A; ---- Replace all occurrences of "4" with "N". input [N-1:0] B; variable exists only in the specification - not in the final circuit. Keyword that denotes synthesis-time operations genvar i; For-loop creates instances (with unique names) generate for (i=0; i<N; i=i+1) begin:bit FullAdder add(.a(A[i], .b(B[i]), .ci(C[i]), .co(C[i+1]), .r(R[i]));</pre> endgenerate Adder adder4 (...); Overwrite paramete assign C[0] = 1'b0; assign R[N] = C[N]; dmodule Adder #(.N(64)) adder64 (...);

More on Generate Loop

Permits variable declarations, modules, user defined primitives, gate primitives, continuous assignments, initial blocks and always blocks to be instantiated multiple times using a for-loop.

```
// Gray-code to binary-code co
module gray2bin1 (bin, gray);
   parameter SIZE = 8;
   output [SIZE-1:0] bin;
   input [SIZE-1:0] gray;
                                                                              variable exists only in
                                                                            the specification - not in the final circuit.
                                                                          Keywords that denotes synthesis-time operations
      genvar i
      generate for (i=0; i<SIZE; i=i+1)
                                                                                          For-loop creates instances
       assign bin[i] = ^gray[SIZE-1:i];
                                                                                             Loop must have constant bounds
```

generate if-else-if based on an expression that is deterministic at the time the

generate case : selecting case expression must be deterministic at the time the design is synthesized.


Berkeley @000

Defining Processor ALU in 5 mins

Example - Ripple Adder Generator

- Modularity is essential to the success of large designs
- High-level primitives enable direct synthesis of behavioral descriptions (functions such as additions, subtractions, shifts (<< and >>), etc.

Example: A 32-bit ALU




Function Table

F2	F1	F0	Function
0	0	0	A + B
0	0	1	A + 1
0	1	0	A - B
0	1	1	A - 1
1	0	Х	A * B

27 Berkeley ⊚000

Berkeley ©000

Module Definitions



module sub32(i0,i1,diff);
input [31:0] i0,i1;
output [31:0] diff; assign diff = i0 - i1;

endmodule

// this is a magnitude multiplier
// signed arithmetic later
assign prod = i0 * i1;

Berkeley @000

Top-Level ALU Declaration

Given submodules:

251A L04 VERILOG II

module mux32two(i0,i1,sel,out);
module mux32three(i0,i1,i2,sel,out);
module add32(i0,i1,sum); module sub32(i0,i1,diff); module mul16(i0,i1,prod);

• Declaration of the ALU Module:

module alu(a, b, f, r);
input [31:0] a, b;
input [2:0] f;
output [31:0] r;

F[2:0] * R[31:01

A[31:0] B[31:0]

output [31:0] r;

wire [31:0] addmux_out, submux_out;

wire [31:0] add_out, sub_out, mul_out;

mux32two adder_mux(.io(b), i1(32'd1), sel(f[0]), out(addmux_out));

mux32two sub_mux(.io(b), i1(32'd1), sel(f[0]), out(submux_out));

add32 our_adder(.io(a), i1(addmux_out), sum(add_out));

sub32 our_subtractor(.io(a), i1(submux_out), diff(sub_out));

mul16 our_multiplier(.io(a[15:0]), i1(b[15:0]), .prod(mul_out));

mux32three_output_mux(.io(add_out), i1(sub_out), i2(mul_out), .sel(f[2:1]), .out(r));

Berkeley ©000

Top-Level ALU Declaration, take 2

EECS151/251A L04 VERILOG II

EECS151/251A L04 VERILOG II

• Declaration of the ALU Module:

module alu(a. b. f. r): input [31:0] a, b; input [2:0] f; output [31:0] r; always @ (a or b or f) case (f) 3'b000: r = a + b; 3'b001: r = a + 1'b1;3'b010: r = a - b;3'b011: r = a - 1'b1; 3'b100: r = a * b; default: r = 32'bx; endcase endmodule

A[31:0] B[31:0] F[2:0] -RF31:01

Will this synthesize into 2 adders and

2 subtractors or 1 of each?

30 Berkeley ⊚000



Sequential Logic, Take 2

Latches and Flip-Flops

- Flip-flop is edge-triggered, latch is level-sensitive
- D Flip-flop Out • Rising edge Signifies 'edge triggered'
- D Latch

is no 'edge'

 Transparent Transparent HIGH LOW

Berkeley @000 EECS151/251A L04 VERILOG II 32 Berkeley @090

