

inst.eecs.berkeley.edu/~eecs151

EECS151 : Introduction to Digital Design and ICs


Lecture 22 – Latches, Flip-Flops

Bora Nikolić



Berkeley engineering students pull off novel chip design in a single semester (Berkeley Engineer, June 17, 2021)

In what could have important implications for engineering education as well as the field of chip design, a class of Berkeley Engineering students has successfully completed the design process — or “tape-out” — for a novel chip that will be manufactured this summer. As part of this spring’s Advanced Topics in Circuit Design course, 19 students with no prior experience in chip design went from basic introductions to tape-out by the end of a four-month period.



EECS151 L22 LATCHES, FLIP-FLOPS

Nikolić Fall 2021



1

Review

- Binary division is a slow, iterative process
- Non-restoring division speeds it up
- SRT divider, higher radix, redundant number representation
- Timing analysis for early and late signal arrivals
- Flip-flop-based pipelines are a lot easier to analyze than latch-based ones
- Latches are based on positive feedback

EECS151 L22 LATCHES, FLIP-FLOPS

Nikolić Fall 2021



2



Latches

EECS151 L22 LATCHES, FLIP-FLOPS


Nikolić Fall 2021

3


3

Writing into a Static Latch

Use the clock as a control signal (to break the positive feedback), that distinguishes between the transparent and opaque states



Converting into a MUX



Forcing the state (functionality depends on sizing)

EECS151 L22 LATCHES, FLIP-FLOPS

Nikolić Fall 2021


4

4

Tri-State Inverter

- Out is Z when Clk=0

- Latch




EECS151 L22 LATCHES, FLIP-FLOPS

Nikolić Fall 2021

5

Clk-Q Delay




EECS151 L22 LATCHES, FLIP-FLOPS

Nikolić Fall 2021

6

Setup and Hold Times



EECS151 L22 LATCHES, FLIP-FLOPS


Nikolić Fall 2021



7

Setup-Hold Time Illustrations

Circuit before clock arrival (Setup-1 case)



EECS151 L22 LATCHES, FLIP-FLOPS


Nikolić Fall 2021



8

Setup-Hold Time Illustrations

Circuit before clock arrival (Setup-1 case)



EECS151 L22 LATCHES, FLIP-FLOPS


Nikolić Fall 2021



9

Setup-Hold Time Illustrations

Circuit before clock arrival (Setup-1 case)



EECS151 L22 LATCHES, FLIP-FLOPS


Nikolić Fall 2021



10

Setup-Hold Time Illustrations

Circuit before clock arrival (Setup-1 case)



EECS151 L22 LATCHES, FLIP-FLOPS


Nikolić Fall 2021



11

Setup-Hold Time Illustrations

Circuit before clock arrival (Setup-1 case)




EECS151 L22 LATCHES, FLIP-FLOPS


Nikolić Fall 2021



12




13



14

Setup-Hold Time Illustrations

Hold-1 case



EECS151 L22 LATCHES, FLIP-FLOPS


Nikolić Fall 2021



15

Setup-Hold Time Illustrations

Hold-1 case




EECS151 L22 LATCHES, FLIP-FLOPS

Nikolić Fall 2021



16



17

Administrivia

- Midterm 2 scores released
 - Final can clobber either midterm!
- Homework 9 posted on Friday, due 11/15
 - One more homework before Thanksgiving
- Project checkpoints #2 this week
- Thursday is a holiday (Veterans' Day)

EECS151 L22 LATCHES, FLIP-FLOPS


Nikolić Fall 2021

18 Berkeley UNIVERSITY OF CALIFORNIA

18

The 'Tapeout' Class

- EE194/290C, Spring'21 Pister, Nikolic, Niknejad





<https://github.com/ucb-bar/chipyard>
Processor core, interfaces
Software tools



<https://www.chisel-lang.org/>
Custom BLE digital baseband,
accelerator wrappers

Berkeley Analog Generator
(BAG) - generated SAR
ADC

- **Spring'22 class will use Intel 16**
 - 2mm x 2mm



1mm x 1mm in 28nm

EECS151 L22 LATCHES, FLIP-FLOPS

Nikolić Fall 2021

19

Berkeley
UNIVERSITY OF CALIFORNIA



19



Flip-Flops

EECS151 L22 LATCHES, FLIP-FLOPS

Nikolić Fall 2021

20


Berkeley
UNIVERSITY OF CALIFORNIA




20

Types of Flip-Flops

Latch Pair
(Master-Slave)



Pulse-Triggered Latch



EECS151 L22 LATCHES, FLIP-FLOPS

Nikolić Fall 2021

21


Berkeley



21

Transmission Gate Flip-Flop

- Two back-to-back latches



EECS151 L22 LATCHES, FLIP-FLOPS

Nikolić Fall 2021

22


Berkeley



22

Aside: Inverter Fork

- Often found in flip-flops: equalize C_k , C_{kb} delays
- Logical effort = ?




EECS151 L22 LATCHES, FLIP-FLOPS

Nikolić Fall 2021

23

23

Clk-Q, Setup and Hold Times



EECS151 L22 LATCHES, FLIP-FLOPS


Nikolić Fall 2021

24

24

Set, Reset

- Set and reset can be synchronous or asynchronous
 - Always watch for additional timing paths!



D-flip-flop with **synchronous** reset

```
module dff_sync_clear(
  input d, r, clk,
  output reg q);

  always @(posedge clk)
  begin
    if (!r) q <= 1'b0;
    else q <= d;
  end
endmodule
```

always block entered only at each positive clock edge

D-flip-flop with **asynchronous** reset

```
module dff_async_clear(
  input d, r, clk,
  output reg q);

  always @(negedge r or posedge clk)
  begin
    if (!r) q <= 1'b0;
    else q <= d;
  end
endmodule
```


always block entered immediately when (active-low) r is asserted

Flip-Flop Timing Characterization

- Combinational logic delay is a function of output load and input slope
- Sequential timing (flip-flop):
 - $t_{\text{clk-q}}$ is function of output load and clock rise time
 - $t_{\text{Su}}, t_{\text{H}}$ are functions of D and Clk rise/fall times

Registers, Register files

- Register is often built out of flip-flops



- Register file can be built out of registers
 - Ok for small register files
 - Large register files are generally built with latches and custom designed (like memory arrays)

EECS151 L22 LATCHES, FLIP-FLOPS

Nikolić Fall 2021

27

Berkeley



27



SRAM

EECS151 L22 LATCHES, FLIP-FLOPS

Nikolić Fall 2021

28



Berkeley



28

Random Access Memory Architecture

- Conceptual: Linear array of addresses
 - Each box holds some data
 - Not practical to physically realize
 - millions of 32b/64b words
- Create a 2-D array
 - Decode Row and Column address to get data



EECS151 L22 LATCHES, FLIP-FLOPS


Nikolić Fall 2021



29

Basic Memory Array

- Core
 - Wordlines to access rows
 - Bitlines to access columns
 - Data multiplexed onto columns
- Decoders
 - Addresses are binary
 - Row/column MUXes are 'one-hot' - only one is active at a time




EECS151 L22 LATCHES, FLIP-FLOPS

Nikolić Fall 2021



30

Basic Static Memory Element



- If D is high, \overline{D} will be driven low
 - Which makes D stay high
- Positive feedback
- Same principle as in latches

EECS151 L22 LATCHES, FLIP-FLOPS


Nikolić Fall 2021

 Berkeley
 UNIVERSITY OF CALIFORNIA


31

Positive Feedback: Bi-Stability

- As in latches



EECS151 L22 LATCHES, FLIP-FLOPS


Nikolić Fall 2021

 Berkeley
 UNIVERSITY OF CALIFORNIA


32

32

Writing into a Cross-Coupled Pair



- This is a 5T SRAM cell
 - Access transistor must be able to overpower the feedback; therefore must be large
 - Easier to write a 0, harder to write 1
- Can implement as a transmission gate as well; single-ended 6T cell
- There is a better solution...


EECS151 L22 LATCHES, FLIP-FLOPS

Nikolić Fall 2021

 Berkeley
 UNIVERSITY OF CALIFORNIA


33

SRAM Cell



Since it is easier to write a 0 through NMOS, write only 0s, but on opposite sides!
 When reading, measure the difference


EECS151 L22 LATCHES, FLIP-FLOPS

Nikolić Fall 2021

 Berkeley
 UNIVERSITY OF CALIFORNIA


34

6-transistor CMOS SRAM Cell



- Wordline (WL) enables read/write access for a row
- Data is written/read differentially through shared BL, \overline{BL}

EECS151 L22 LATCHES, FLIP-FLOPS

Nikolić Fall 2021

Berkeley
UNIVERSITY OF CALIFORNIA



35

Review

- Latches are based on positive feedback
- Clk-Q delay calculated similarly to combinational logic
- Setup, hold defined as D-Clk times that correspond to Clk-Q delay increases
- Flip-flop is typically a latch pair
- Dense memories are built as arrays of memory elements
 - SRAM is a static memory

EECS151 L22 LATCHES, FLIP-FLOPS

Nikolić Fall 2021

36

Berkeley
UNIVERSITY OF CALIFORNIA



36