

inst.eecs.berkeley.edu/~eecs151

# EECS151 : Introduction to Digital Design and ICs

## Lecture 8 – RISC-V ISA

**Bora Nikolić**




September 21, 2021, EET Asia  
**RISC-V to Shake Up \$8.6B Semiconductor IP Market**

RISC-V is now a rising star in the industry, largely due to its open-source advantage, better power consumption performance promise, reliable security functions and lower political risk impact yet.

Semiconductor IP market size, 2020 vs 2025 ARM dominates global pure play IP market with 37% share



RISC-V Penetration Rate by 2025



Advantages RISC-V offers



<https://www.eetasia.com/risc-v-to-shake-up-8-6b-semiconductor-ip-market/>

EECS151 L08 RISC-V

Nikolić, Fall 2021

1



1

## Review

- Finite state machines: Common example of sequential logic
  - Moore's machine: Output depends only on the current state
  - Mealy's machine: Output depends on the current state and the input
- Large state machines can be factored
- Common Verilog patterns for FSMs
- Common job interview questions 😊

EECS151 L08 RISC-V

Nikolić, Fall 2021

2



2



## Building a RISC-V Processor

EECS151 L08 RISC-V

Nikolić, Fall 2021


3  

3

## Berkeley RISC-V ISA



[www.riscv.org](http://www.riscv.org)

- An open, license-free ISA
  - Runs GCC, LLVM, Linux distributions, ...
  - RV32, RV64, and RV128 variants for 32b, 64b, and 128b address spaces
- Originally developed for teaching classes at Berkeley, now widely adopted
- Base ISA only ~40 integer instructions
- Extensions provide full general-purpose ISA, including IEEE-754/2008 floating-point
- Designed for extension, customization
- Developed at UC Berkeley, now maintained by RISC-V Foundation
- Open and commercial implementations
- RISC-V ISA, datapath, and control covered in CS61C; summarized here



EECS151 L08 RISC-V


Nikolić, Fall 2021

4  

4

## RISC-V Processor Design

- Spec: Unprivileged ISA, RV32I (and a look at RV64I)



- Tests provided as a part of the project
- Architecture: Single-cycle and pipelined in-order processor
  - Expanded from CS61C

EECS151 L08 RISC-V


Nikolić, Fall 2021

5



5

## One-Instruction-Per-Cycle RISC-V Machine



- On every tick of the clock, the computer executes one instruction
- Current state outputs drive the inputs to the combinational logic, whose outputs settle at the values of the state before the next clock edge
- At the rising clock edge, all the state elements are updated with the combinational logic outputs, and execution moves to the next clock cycle

EECS151 L08 RISC-V

Nikolić, Fall 2021

6



6

## State Required by RV32I ISA

Each instruction reads and updates this state during execution:

- Registers (**x0**..**x31**)
  - Register file (*regfile*) **Reg** holds 32 registers x 32 bits/register: **Reg[0] .. Reg[31]**
  - First register read specified by *rs1* field in instruction
  - Second register read specified by *rs2* field in instruction
  - Write register (destination) specified by *rd* field in instruction
  - **x0** is always 0 (writes to **Reg[0]** are ignored)
- Program counter (**PC**)
  - Holds address of current instruction
- Memory (**MEM**)
  - Holds both instructions & data, in one 32-bit byte-addressed memory space
  - We'll use separate memories for instructions (**IMEM**) and data (**DMEM**)
    - *These are placeholders for instruction and data caches*
  - Instructions are read (*fetch*) from instruction memory
  - Load/store instructions access data memory

EECS151 L08 RISC-V

Nikolić, Fall 2021

7



7

## Stages of the Datapath : Overview

- Problem: A single, “monolithic” CL block that “executes an instruction” (performs all necessary operations beginning with fetching the instruction and completing with the register access) is be too bulky and inefficient
- Solution: Break up the process of “executing an instruction” into stages, and then connect the stages to create the whole datapath
  - smaller stages are easier to design
  - easy to optimize (change) one stage without touching the others (modularity)

EECS151 L08 RISC-V

Nikolić, Fall 2021

8



8

## Five Stages of the Datapath

- Stage 1: *Instruction Fetch (IF)*
- Stage 2: *Instruction Decode (ID)*
- Stage 3: *Execute (EX) - ALU (Arithmetic-Logic Unit)*
- Stage 4: *Memory Access (MEM)*
- Stage 5: *Write Back to Register (WB)*


EECS151 L08 RISC-V

Nikolić, Fall 2021

9 Berkeley

9

## Basic Phases of Instruction Execution



EECS151 L08 RISC-V


Nikolić, Fall 2021

10 Berkeley

10

## Datapath Components: Combinational

- Combinational Elements



- Storage Elements + Clocking Methodology
- Building Blocks

EECS151 L08 RISC-V

Nikolić, Fall 2021


11



11

## Datapath Elements: State and Sequencing (1/4)

- Register



```
always @(posedge clk)
  if (wen) dataout <= datain;
endmodule
```

- Write Enable:
  - Negated (or deasserted) (0): Data Out will not change
  - Asserted (1): Data Out will become Data In on positive edge of clock

EECS151 L08 RISC-V

Nikolić, Fall 2021


12



12

## Datapath Elements: State and Sequencing (2/4)

- Register file (regfile, RF) consists of 32 registers:
  - Two 32-bit output busses: busA and busB
  - One 32-bit input bus: busW
  - x0 is wired to 0
- Register is selected by:
  - RA (number) selects the register to put on busA (data)
  - RB (number) selects the register to put on busB (data)
  - RW (number) selects the register to be written via busW (data) when Write Enable is 1
- Clock input (clk)
  - Clk input is a factor ONLY during write operation
  - During read operation, behaves as a combinational logic block:
    - RA or RB valid  $\Rightarrow$  busA or busB valid after "access time."



EECS151 L08 RISC-V

Nikolić, Fall 2021

13

Berkeley



13


## Datapath Elements: State and Sequencing (3/4)

- Reg file in Verilog


```

module rv32i_regs (
    input clk, wen,
    input [4:0] rw,
    input [4:0] ra,
    input [4:0] rb,
    input [31:0] busw,
    output [31:0] busa,
    output [31:0] busb
);
    reg [31:0] regs [0:30];
    always @(posedge clk)
        if (wen) regs[rw] <= busw;
    assign busa = (ra == 5'd0) ? 32'd0: regs[ra];
    assign busb = (rb == 5'd0) ? 32'd0: regs[rb];
endmodule

```



x0 is zero



EECS151 L08 RISC-V

Nikolić, Fall 2021

14


Berkeley



14

## Datapath Elements: State and Sequencing (4/4)

- “Magic” memory
  - One input bus: Data In
  - One output bus: Data Out
- Memory word is found by:
  - For Read: Address selects the word to put on Data Out
  - For Write: Set Write Enable = 1: address selects the memory word to be written via the Data In bus
- Clock input (CLK)
  - CLK input is a factor ONLY during write operation
  - During read operation, behaves as a combinational logic block: Address valid  $\Rightarrow$  Data Out valid after “access time”
- Real memory later in the class



EECS151 L08 RISC-V

Nikolić, Fall 2021

15



15

## Review: Complete RV32I ISA

Open		Reference Card					
Base Integer Instructions: RV32I							
Category	Name	Fmt	RV32I Base	Category	Name	Fmt	RV32I Base
Shifts	Shift Left Logical	R	SLL rd,rs1,rs2	Loads	Load Byte	I	LB rd,rs1,imm
	Shift Left Log. Imm.	I	SLLU rd,rs1,shamt		Load Halfword	I	LH rd,rs1,imm
	Shift Right Logical	R	SRL rd,rs1,rs2		Load Byte Unsigned	I	LBU rd,rs1,imm
	Shift Right Log. Imm.	I	SRLU rd,rs1,shamt		Load Half Unsigned	I	LHU rd,rs1,imm
	Shift Right Arithmetic	R	SRA rd,rs1,rs2		Load Word	I	LW rd,rs1,imm
	Shift Right Arith. Imm.	I	SRAI rd,rs1,shamt	Stores	Store Byte	S	SB rs1,rs2,imm
Arithmetic	ADD	R	ADD rd,rs1,rs2		Store Halfword	S	SH rs1,rs2,imm
	ADD Immediate	I	ADDI rd,rs1,imm	Store Word	Store Word	S	SW rs1,rs2,imm
	SUBtract	R	SUB rd,rs1,rs2		Branches	Branch =	B
Logical	Load Upper Imm	U	LUI rd,imm	Branch $\neq$	Branch $\neq$	B	BNE rs1,rs2,imm
	Add Upper Imm to PC	U	AUIPC rd,imm		Branch <	B	BLT rs1,rs2,imm
	XOR	R	XOR rd,rs1,rs2	Branch $\geq$	Branch $\geq$	B	BGE rs1,rs2,imm
	XOR Immediate	I	XORI rd,rs1,imm		Branch < Unsigned	B	BLTU rs1,rs2,imm
	OR	R	OR rd,rs1,rs2	Branch $\geq$ Unsigned	Branch $\geq$ Unsigned	B	BGEU rs1,rs2,imm
	OR Immediate	I	ORI rd,rs1,imm		Jump & Link	J	JAL rd,imm
	AND	R	AND rd,rs1,rs2	Jump & Link Register	Jump & Link Register	I	JALR rd,rs1,imm
	AND Immediate	I	ANDI rd,rs1,imm		Synch	Synch thread	I
Compare	Set <	R	SLT rd,rs1,rs2	Environment	CALL	I	ECALL
	Set < Immediate	I	SLTI rd,rs1,imm		BREAK	I	EBREAK
	Set < Unsigned	R	SLTU rd,rs1,rs2	Environment	CALL	I	ECALL
	Set < Imm Unsigned	I	SLTIU rd,rs1,imm		BREAK	I	EBREAK

- Need datapath and control to implement these instructions

EECS151 L08 RISC-V

Nikolić, Fall 2021

16



16



## Quiz

- 1) We **should use the main ALU** to compute  $PC = PC + 4$  in order to save some gates
- 2) The **ALU** is a sequential element
- 3) Program counter is a register

[www.yellkey.com/picture](http://www.yellkey.com/picture)

123  
FFF  
FFT  
FTF  
FTT  
TFF  
TFT  
TTF  
TTT

Nikolić, Fall 2021 © UC8

17

Berkeley  
UNIVERSITY OF CALIFORNIA



17



## R-Format Instructions: Datapath

EECS151 L08 RISC-V

Nikolić, Fall 2021

18

Berkeley  
UNIVERSITY OF CALIFORNIA



18

## Summary of RISC-V Instruction Formats

31	30	25	24	21	20	19	15	14	12	11	8	7	6	0	
funct7		rs2		rs1		funct3		rd		opcode		R-type			
imm[11:0]						rs1		funct3		rd		opcode		I-type	
imm[11:5]		rs2		rs1		funct3		imm[4:0]		opcode		S-type			
imm[12 10:5]		rs2		rs1		funct3		imm[4:1 11]		opcode		B-type			
imm[31:12]									rd		opcode		U-type		
imm[20 10:1 11]]			imm[19:12]					rd		opcode		J-type			

EECS151 L08 RISC-V


Nikolić, Fall 2021

19



19

## R-Format Instruction Layout



- 32-bit instruction word divided into six fields of varying numbers of bits each:  $7+5+5+3+5+7 = 32$

### Examples

- **opcode** is a 7-bit field that lives in bits 6-0 of the instruction
- **rs2** is a 5-bit field that lives in bits 24-20 of the instruction

EECS151 L08 RISC-V


Nikolić, Fall 2021

20



20

## R-Format Instructions opcode/funct fields



- **opcode**: partially specifies what instruction it is
  - Note: This field is equal to **0110011**<sub>two</sub> for all R-Format register-register arithmetic instructions
- **funct7+funct3**: combined with **opcode**, these two fields describe what operation to perform
- **Question: You have been professing simplicity, so why aren't opcode and funct7 and funct3 a single 17-bit field?**
  - Simpler implementation is more important than simpler spec

EECS151 L08 RISC-V


Nikolić, Fall 2021

21



21

## R-Format Instructions register specifiers



- **rs1** (Source Register #1): specifies register containing first operand
- **rs2** : specifies second register operand
- **rd** (Destination Register): specifies register which will receive result of computation
- Each register field holds a 5-bit unsigned integer (0-31) corresponding to a register number (**x0-x31**)

EECS151 L08 RISC-V

Nikolić, Fall 2021

22




22

## R-Format Example

- RISC-V Assembly Instruction:

**add x18,x19,x10**



**add      rs2=10 rs1=19      add      rd=18      Reg-Reg OP**

EECS151 L08 RISC-V


Nikolić, Fall 2021

23

 Berkeley  
 UNIVERSITY OF CALIFORNIA


23

## Implementing the **add** instruction



**add      rs2      rs1      add      rd      Reg-Reg OP**

**add rd, rs1, rs2**

- Instruction makes two changes to machine's state:

- $\text{Reg}[\text{rd}] = \text{Reg}[\text{rs1}] + \text{Reg}[\text{rs2}]$
- $\text{PC} = \text{PC} + 4$


EECS151 L08 RISC-V

Nikolić, Fall 2021


24

 Berkeley  
 UNIVERSITY OF CALIFORNIA


24



25



26

## Implementing the **sub** instruction


31	25 24	20 19	15 14	12 11	7 6	0	
0000000	rs2	rs1	000	rd	0110011		add
0100000	rs2	rs1	000	rd	0110011		sub

**sub rd, rs1, rs2**

- Almost the same as add, except now have to subtract operands instead of adding them
- **inst[30]** selects between add and subtract

27

## Datapath for add/sub



28

## Implementing other R-Format instructions

0000000	rs2	rs1	000	rd	0110011	add
0100000	rs2	rs1	000	rd	0110011	sub
0000000	rs2	rs1	001	rd	0110011	sll
0000000	rs2	rs1	010	rd	0110011	slt
0000000	rs2	rs1	011	rd	0110011	sltu
0000000	rs2	rs1	100	rd	0110011	xor
0000000	rs2	rs1	101	rd	0110011	srl
0100000	rs2	rs1	101	rd	0110011	sra
0000000	rs2	rs1	110	rd	0110011	or
0000000	rs2	rs1	111	rd	0110011	and

- All implemented by decoding funct3 and funct7 fields and selecting appropriate ALU function

EECS151 L08 RISC-V

Nikolić, Fall 2021

29



29

## Administrivia

- Homework 3 is due next Monday
  - Homework 4 will be posted this week, due before midterm 1
- Lab 4 this week
- Lab 5 next week
- Midterm 1 on October 7, 7-8:30pm

EECS151 L08 RISC-V

Nikolić, Fall 2021

30



30



## I-Format Instructions: Datapath

EECS151 L08 RISC-V

Nikolić, Fall 2021

31



31

## Instruction Encoding

- Instructions are encoded to simplify logic
  - **sub** and **sra** differ in Inst[30] from **add** and **srl**
- **RV64I** widens registers (XLEN=64)
- Additional instructions manipulate 32-bit values, identified by a suffix W
  - **ADDW, SUBW**
  - RV64I opcode field for 'W' instructions is **0111011** (**0110011** for RV32I)

0000000	rs2	rs1	000	rd	0110011	32b addw
0000000	rs2	rs1	000	rd	0111011	64b add

EECS151 L08 RISC-V

Nikolić, Fall 2021


32



32



## I-Format Instruction Layout



- Only one field is different from R-format, rs2 and funct7 replaced by 12-bit signed immediate, **imm[11:0]**
- Remaining fields (rs1, funct3, rd, opcode) same as before
- imm[11:0] can hold values in range  $[-2048_{\text{ten}}, +2047_{\text{ten}}]$
- Immediate is always sign-extended to 32-bits before use in an arithmetic operation
- Other instructions handle immediates > 12 bits

EECS151 L08 RISC-V

Nikolić, Fall 2021

33



33

## All RV32 I-format Arithmetic Instructions

imm[11:0]		rs1	000	rd	0010011	addi
imm[11:0]		rs1	010	rd	0010011	slti
imm[11:0]		rs1	011	rd	0010011	sltiu
imm[11:0]		rs1	100	rd	0010011	xori
imm[11:0]		rs1	110	rd	0010011	ori
imm[11:0]		rs1	111	rd	0010011	andi
0000000	shamt	rs1	001	rd	0010011	slli
0000000	shamt	rs1	101	rd	0010011	srli
0100000	shamt	rs1	101	rd	0010011	srai

The same Inst[30] immediate bit is used to distinguish "shift right logical" (SRLI) from "shift right arithmetic" (SRAI)

"Shift-by-immediate" instructions only use lower 5 bits of the immediate value for shift amount (can only shift by 0-31 bit positions)

EECS151 L08 RISC-V

Nikolić, Fall 2021

34




34

## Implementing I-Format - **addi** instruction

- RISC-V Assembly Instruction – add immediate:

**addi x15,x1,-50**



EECS151 L08 RISC-V


Nikolić, Fall 2021

35



35

## Datapath for **add/sub**




EECS151 L08 RISC-V

Nikolić, Fall 2021


36




36




37



38



39




40

## Add lw to Datapath

- RISC-V Assembly Instruction (I-type):

**lw x14, 8(x2)**



- The 12-bit signed immediate is added to the base address in register *rs1* to form the **memory** address
  - This is very similar to the add-immediate operation but used to create address not to create final result
- The value loaded from **memory** is stored in register *rd*

EECS151 L08 RISC-V


Nikolić, Fall 2021

41



41

## Adding lw to Datapath



EECS151 L08 RISC-V

Nikolić, Fall 2021

42



42


## All RV32 Load Instructions

<code>imm[11:0]</code>	<code>rs1</code>	<code>000</code>	<code>rd</code>	<code>0000011</code>	<code>lb</code>
<code>imm[11:0]</code>	<code>rs1</code>	<code>001</code>	<code>rd</code>	<code>0000011</code>	<code>lh</code>
<code>imm[11:0]</code>	<code>rs1</code>	<code>010</code>	<code>rd</code>	<code>0000011</code>	<code>lw</code>
<code>imm[11:0]</code>	<code>rs1</code>	<code>100</code>	<code>rd</code>	<code>0000011</code>	<code>lbu</code>
<code>imm[11:0]</code>	<code>rs1</code>	<code>101</code>	<code>rd</code>	<code>0000011</code>	<code>lhu</code>

funct3 field encodes size and 'signedness' of load data

- Supporting the narrower loads requires additional logic to extract the correct byte/halfword from the value loaded from memory, and sign- or zero-extend the result to 32 bits before writing back to register file.
  - It is just a mux for load extend, similar to sign extension for immediates


43



## S-Format Instructions: Datapath

44

## S-Format Used for Stores



- Store needs to read two registers, rs1 for base memory address, and rs2 for data to be stored, as well immediate offset!
- Can't have both rs2 and immediate in same place as other instructions!
- Note that stores don't write a value to the register file, **no rd!**
- RISC-V design decision is move low 5 bits of immediate to where rd field was in other instructions – keep rs1/rs2 fields in same place
  - register names more critical than immediate bits in hardware design

EECS151 L08 RISC-V

Nikolić, Fall 2021

45


Berkeley



45

## Adding **sw** Instruction

- **sw**: Reads two registers, rs1 for base memory address, and rs2 for data to be stored, as well immediate offset!



0000000	01110	00010	010	01000	0100011
---------	-------	-------	-----	-------	---------

offset[11:5] rs2=14 rs1=2 SW offset[4:0] STORE  
=0 =8

0000000 01000 combined 12-bit offset = 8

EECS151 L08 RISC-V


Nikolić, Fall 2021

46


Berkeley



46



47



48



## All RV32 Store Instructions

Imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	sb
Imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	sh
Imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	sw

width

- Store byte, halfword, word

49


EECS151 L08 RISC-V

Nikolić, Fall 2021

49

 Berkeley  
 UNIVERSITY OF CALIFORNIA


## I+S Immediate Generation



- Just need a 5-bit mux to select between two positions where low five bits of immediate can reside in instruction
- Other bits in immediate are wired to fixed positions in instruction

50

EECS151 L08 RISC-V

Nikolić, Fall 2021

50

 Berkeley  
 UNIVERSITY OF CALIFORNIA


## Summary

- RISC-V ISA
  - Open, with increasing adoption
- RISC-V processor
  - A large state machine
  - Datapath + control
  - Reviewed R-, I-, S-format instructions and corresponding datapath elements

EECS151 L08 RISC-V

Nikolić, Fall 2021

51

Berkeley  
UNIVERSITY OF CALIFORNIA

