Your Name (first last)	UC Berkeley EECS151 EECS251A	SID
← Name of person on left (or aisle)	Fall 2021 Midterm 1	Name of person on right (or aisle) →
	TA name	

Fill in the correct circles & squares completely…like this: ● (select ONE), and ■ (select ALL that apply)

Question	1	2	3	4	5	Total
Minutes	12	15	14	14	20	75
Max Points (151)	14	20	16	14	20	84
Max Points (251A)	14	20	16	14	24	88
Points						

# 1) It's all logical... (14 points, 12 minutes)


You need to design a circuit for the following truth table.

Α	В	С	Υ
0	0	1	1
1	0	0	1
0	1	1	0
1	1	1	1
0	0	0	1
1	0	1	1
0	1	0	1
1	1	0	0

a) Write the sum-of-products expression for output Y directly from this truth table.


### 1) It's all logical... (continued)

b) Use the following 4-input Karnaugh-map (inputs A, B, C, D) to write a simplified product-of-sums expression.



$$Y = (\overline{A} + C)(B + C)(\overline{A} + D)(A + \overline{8} + \overline{C} + \overline{D})$$

c) Suppose we want to design a 2-bit unsigned comparator circuit which computes if the 2-bit input, {AB}, is greater than or equal to the 2-bit input, {CD} (ie. the output is 1 if {AB} ≥ {CD}. For clarity, A and C are the MSBs of their respective inputs. Fill in the following Karnaugh-map for this function and write a minimized sum-of-products expression.




Y= AB+AC+AD+BC+CD

#### 2) Gray Code Counter (20 points, 15 minutes)


Gray codes have a property in that consecutive binary numbers differ in only a single bit position. Design a 2-bit up/down modulo-4 Gray code counter FSM with one input and two outputs. (A modulo-N counter counts from 0 to N - 1, then repeats). When the counter is reset (reset signal is not shown in the picture), the output should be 00. On each clock edge, the output should advance to the next Gray code if the input signal is 1, and decrement if the signal is 0. After reaching 10, it should repeat with 00. The output of the counter should be a binary number  $b_1b_0$ .

a) In the state transition diagram below, label the unlabeled inputs that correspond to state transitions.





b) Derive the minimal logic that computes the new state  $\{s_1, s_0\}$  from the previous state  $\{ps_1, ps_0\}$  and the input, in.



$$S_1 = \text{in} \cdot pS_0 + \text{in} \cdot pS_0$$

$$= \text{in} \times pS_0 \quad \text{all}$$

$$= \text{in} \oplus pS_0 \quad \text{oned}$$

$$s_1 (ps_1, ps_0, in) =$$
 .

So = in 
$$PS_1$$
 + in  $PS_1$ ?

= in  $PS_1$  + in  $PS_1$ ?

= in  $PS_1$  count


= in  $PS_1$  count

c) Derive the minimal logic that computes the binary outputs  $b_1$ ,  $b_0$ , from the state bits,  $s_1$ ,  $s_0$ .

$$b_1(s_1,s_0) =$$

$$s_0$$
,  $s_0$ ,

## 3. Datapathology



a. What is used by the **Iw** instruction (select all that apply)?

31	25	24 20	19	$15 \ 14$	12	11	7 6		0
im	m[11:5]	rs2	rs1	fun	ct3	imm[4:0]	(	opcode	
	7	5	5	3	}	5		7	
Select one per row	PCSel Mux: ASel Mux: BSel Mux: WBSel Mux:	O "pc + 4" bra O "pc" branch O "imm" branc O "pc + 4" bra	ch O	"alu" brar Reg[rs1] t Reg[rs2] t "alu" bran	oranch oranch	O * (don	't care)	○ * (dor	n't
Select all that	care)  Datapath unit	s:  Branch Co	omp		Gen		oad Extend	I	
apply	RegFile:	☐ Read Reg		☐ Read	Reg[rs	[2] O V	Vrite Reg[ro	d]	

PCSel: pc+4 ASel: Reg[rs1] BSel: imm WBSel: mem

Datapath units: Imm. Gen, (Load Extend - optional)

RegFile: Read Reg[rs1], Write Reg[rd]

## b. What is used by **lui** instruction (select all that apply)?

31			12	11 7	6	0
		imm[31:12]		$\operatorname{rd}$	opcod	de
		20		5	7	
Select one per row	ASel Mux: BSel Mux:	<ul><li>○ "pc + 4" branch</li><li>○ "pc" branch</li><li>○ "imm" branch</li><li>○ "pc + 4" branch</li></ul>	<ul><li>(alu" branch</li><li>(alu" branch</li><li>(alu" branch</li><li>(alu" branch</li></ul>		are) are)	* (don't
Select all that apply	Datapath unit	s:   Branch Comp  Read Reg[rs1]	☐ Imm. Gen ☐ Read Reg[rs		d Extend e Reg[rd]	

PCSel: pc+4 ASel: \* BSel: imm WBSel: alu

Datapath units: Imm. Gen RegFile: Write Reg[rd]

c. Suppose you have the following errors in hardware. Which instructions would be affected.

PCSel stuck at 0.

O LUI O AUIPC O J-type O B-type O S-type O R-type

J-type, B-type, I-type (JALR)

RegWEn stuck at 1.

O LUI O AUIPC O J-type O B-type O S-type O R-type O I-type

B-type, S-type

WBSel stuck at 0.


O LUI O AUIPC O J-type O B-type O S-type O R-type O I-type

LUI, AUIPC, J-type, R-type, I-type

#### 4. Pipelining

This question will compare the performance of several different RISCV pipeline designs, referring to the datapath diagram below:

- (1) unpipelined: only blue parts
- (2) 5-stage pipelined: including green pipeline registers
- (3) 5-stage pipelined + forwarding path: including red dashed line



a. For the code sequence below, what is the value at Mem[0x8] at the end of the program?

addi x1, x0, 8 addi x2, x0, 128 sw x2, 0(x1) srai x2, x2, 4 lb x3, 0(x1) bge x2, x3, Label and x2, x2, x3

Label: sw x2, 0(x1)

Mem[0x8] = \_\_\_\_\_

x1 = 8 = 0x08

 $x2 = 128 = 0x80 = 32'b1000_0000$ 

Mem[x1] = 0x80

x2 = x2 >> 4 = 0x08

x3 = 0xff ff ff 80

8 >= <some neg #>? goto Label

Mem [x1] = 0x8 = 8

Mem [x1] = 8

## Variations receiving partial credit:

## 5/8 points: Forgot to sign extend lb

addi x1, x0, 8 addi x2, x0, 128 sw x2, 0(x1) srai x2, x2, 4 lb x3, 0(x1) bge x2, x3, Label and x2, x2, x3 Label: sw x2, 0(x1) x1 = 8 = 0x08 x2 = 128 = 0x80 = 32'b1000\_0000 Mem[x1] = 0x80 x2 = x2 >> 4 = 0x08 x3 = 0x00\_00\_00\_80 0x08 = 8 >= 0x80 = 128 ? goto Label x2 = 0x08 & 0x80 = 0x0 Mem [x1] = 0x0 = 0

- b. How many cycles would this program take to complete for the...
  - i. unpipelined design.
  - ii. 5-stage pipelined design
  - iii. 5-stage pipelined design + forwarding path (red in diagram)

You may use the pipeline timing charts below, but only your response in the blanks will be graded.

unpipelined:	unpipelined: 7 cycles
5-stage:	5-stage: 18 cycles
5-stage + bypass:	5 stage + bypass: 18 cycles

#### 5-stage


<u>o otago</u>																				
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
addi x1, x0, 8	F	D	Е	M	W															
addi x2, x0, 128		F	D	Е	M	W														
sw x2, 0(x1)			F	D	D	D	Е	M	W											
srai x2, x2, 4				F	F	F	D	Е	M	W										
lb x3, 0(x1)							F	D	Е	M	W									
bge x2, x3, Label								F	D	D	D	Е	M	W						
and x2, x2, x3									F	F	F	D	Đ							
Label: sw x2, 0(x1)												F	Đ	F	D	Е	M	W		

## 5-stage + bypass

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
addi x1, x0, 8	F	D	Е	M	W															
addi x2, x0, 128		F	D	Е	M	W														
sw x2, 0(x1)			F	D	D	D	Е	M	W											
srai x2, x2, 4				F	F	F	D	Е	M	W										
lb x3, 0(x1)							F	D	E	M	W									
bge x2, x3, Label								F	D	D	D	E	M	W						
and x2, x2, x3									F	F	F	D	Đ							
Label: sw x2, 0(x1)												F	Đ	F	D	Е	M	W		

#### 5) Verilog (24/20 points, 20 minutes)

a) What Verilog block would synthesize to this circuit (select all that apply)? (mark all that apply; +2 points for correct answers, -1 for incorrect)




end

```
wire a,b,s,out;
      assign out = s ? a : b;
wire a,b,s; reg out;
      always @(*)
            out = s ? a : b;
                                       reversed logic for sel
wire a,b,s,clk; reg out;
      always @(posedge clk)
            out <= s ? a : b;
wire a,b,s,out;
      always @(*) begin
            if (s==1'b0)
                  out=b;
            else
                  out=a;
      end
                               Correction during exam: should be "reg out"
      wire a,b,s,out;
      always @(*) begin
                               - If you left all boxes blank, you will still get full credit
            case(s)
                  0: out=a;
                  1: out=b;
            endcase
```

b) What circuit would this Verilog code synthesize to? (mark all that apply; +2 points for correct answers, -1 for incorrect) wire[1:0] a; wire clk; reg[1:0] b,c; always @(posedge clk) begin adder should be after FF b <= a;  $c \le b+2'b1;$ end <u>cl</u>k clk Q clk Q +1 clk D clk clk should be connected to the adder

c) Mark the nets as representing the output of combinational logic (CL) or the output of a flip-flop/register (FF).

d) We would like to implement an or-reduction of a multi-bit net efficiently, by using structural Verilog.



Write down the expression that should go in each blank in the following table:


1	a	6	in [z]
2	in [o]	7	out
3	in [1]	8	4
4	<b>b</b>	9	in [3]
5	a		

e) Let's make this module parameterized on the width of the input in.

```
module parameterized_chained_or #(WIDTH) (input [WIDTH-1:0] in, output out);
    wire [__1__:0] chain;
    assign chain[0] = in[0];
    genvar i;
    generate for (i = 0; i < __2__, __3__)
        or (__4__, __5__, __6__);
    endgenerate
    assign out = chain[WIDTH];
endmodule</pre>
```


Write down the expression that should go in each blank in the following table:

1	WIDTH-1	4	chain[i+1]
2	WIPTH-1	5	chain [i]
3	i = i + 1	6	in [i+1]



A submit a regrade request if you think your answer is still correct for partially correct) without the corrections given during the exam.

f) (EECS 251A only!!) There is a better way to implement or-reduction by using a tree, e.g.



### endmodule

Write down the expression that should go in each blank in the following table. *Note*: WIDTH may not be a power of 2.

1	in	5	WIDTH - WIDTH/2
2	in [0] II in [1] ORT lin	6	WIDTH/2
3	WIDTH 12	7	lower or 11 upper or
4	WIDTH/2 -1		,,