EECS151: Introduction to Digital Design and ICs

Lecture 21 – Dividers, Latches

Bora Nikolić



The Pentium FDIV bug is a hardware bug affecting the floating-point unit (FPU) of the early Intel Pentium processors. Because of the bug, the processor would return incorrect binary floating point results when dividing certain pairs of high-precision numbers. The bug was discovered in 1994 by Thomas R. Nicely, a professor of mathematics at Lynchburg College. Missing values in a lookup table used by the FPU's floating-point division algorithm led to calculations acquiring small errors. While these errors would in most use-cases only occur rarely and result in small deviations from the correct output values, in certain circumstances the errors can occur frequently and lead to more significant deviations









Review

- Binary multipliers have three blocks:
 - Partial-product generation (NAND or Booth)
 - Partial-product compression (ripple-carry array, CSA or Wallace)
 - Final adder
- Multipliers are often pipelined
- Constant multipliers can be optimized for size/speed
- Shifters and crossbars are common building blocks in digital systems
 - Often require customization

Nikolić Fall 2021 2 Berki



Dividers

Pencil-And-Paper Division

1512

quotient

3 | 4537

dividend

divisor

3000

divisor*q_i*10ⁱ

1537

partial remainder

Division is an iterative process:

0030

0007

0006

0001

remainder

$$r(i) = r(i+1)-q_i*D*10^i$$


We usually 'guess' qi

Restoring Divider

- Assume $q_i = 1$
- Subtract divisor from r; check if r(i) >= 0
 - if r(i) > 0, guess was good $(q_i = 1)$
 - if r(i) < 0, restore the value by adding divisor, $q_i = 0$
- Shift divisor to right
- Repeat *n* times

More efficient to shift the reminder right

n shifts n subtractions n/2 restorations




Non-Restoring Divider

- Doesn't restore if r(i) < 0
- Instead, adds the divisor in the next iteration
 - n shifts
 - n additions/subtractions


Faster Dividers

- Divide in a higher radix than 2 (typically 4, i.e. guess $q_i q_{i+1}$)
- Keep the partial remainders in redundant form
- Sweeney-Robertson-Tocher (SRT) algorithm
 - Used in many processors




Timing

Synchronous Timing: Review



Latch Parameters

Latch is transparent high or low



Delays can be different for rising and falling data transitions



10

module latch


input clk,

output reg q

input d,

Flip-Flop Parameters

Flip-flop is edge-triggered



Delays can be different for rising and falling data transitions




module flipflop

input clk,
input d,

Clock Uncertainties

Clock arrival time varies in space and time




Sources of clock uncertainty

Clock Nonidealities

- Clock skew
 - ullet Spatial variation in temporally equivalent clock edges; deterministic + random, t_{SK}
- Clock jitter
 - Temporal variations in consecutive edges of the clock signal; modulation + random noise
 - Cycle-to-cycle (short-term) t_{JS}
 - (there also exists long-term jitter t_{II})
- Variation of the pulse width
 - Important for level sensitive clocking with latches


Clock Skew and Jitter

- Both skew and jitter affect the effective cycle time
- Only clock distribution skew affects the race margin



Timing Constraints

• First flip-flop launches data on the first clock edge, the second one captures on the second clock edge




Minimum cycle time is set by the longest logic path:

$$T - t_{sk} - t_{j} = t_{c-q} + t_{su} + t_{logic,max}$$

Worst case is when receiving edge arrives early

Timing Constraints

• Launching flip-flop shoudn't contaminate its own data




Hold time constraint:

$$t_{c-q} + t_{logic, min} > t_{hold} + t_{sk}$$

Worst case is when receiving edge arrives late Race between data and clock

Slack

Visualizing arrival times



Timing Analysis

Report timing

Startpoint: dig_agc_0/int_term_reg_0_

(rising edge-triggered flip-flop clocked by clk agc)

Endpoint: dig_agc_0/int_term_reg_0_

(rising edge-triggered flip-flop clocked by clk_agc)


Point		Fanout	Derate	Inc	er	Pa	th	Voltage
clock clk_agc (rise edge)			0.00		0.00			
clock source latency			3.13		3.13	r		
timing_control_0/C1276/Y (AND2X3)			0.00		3.13	r	3.00	
timing control 0/o clk agc (net)	2		0.00		3.13	r		
dig agc 0/BUFX8 G6B1I2/A (BUFX8)			0.00	&	3.13	r	3.00	
dig agc 0/o clk agc G6B1I2 (net)	15		0.00		3.91	r		
dig_agc_0/int_term_reg_0_/CP (SDFFCQX2)			0.01	&	3.92	r	3.00	
clock reconvergence pessimism			0.00		3.92			
clock uncertainty					0.10		4.02	
dig agc 0/int term reg 0 /CP (SDFFCQX2)			0.00		4.02	r		
library hold time			-0.48		3.54			
data required time					3.54			
data required time					3.54			
data arrival time					-5.57			
slack (MET)					2.03			


Administrivia

- Midterm 2 scores released
 - Final can clobber either midterm!
- \bullet Homework 9 posted on Friday, due 11/15
 - One more homework before Thanksgiving
- Project checkpoints #2 this week
- Thursday is a holiday (Veterans' Day)

Midterm 2


- EECS151
 - Max: 60.5/61
 - Average: 42.7/61 (70%)
- EECS251A
 - Max: 71/71
 - Average: 59.2/71 (83%)









• Is there a possible timing problem in this path?




Two clock phases






- Two consecutive latches are never transparent at the same time
 - Conservative

Single clock phase



Clk


- Possibility of a race condition
 - Needs timing analysis (EE241B/EECS251B)




Latches

Cross-Coupled Inverter


Positive feedback stores the data






Writing into a Static Latch

Use the clock as a control signal (to break the positive feedback), that distinguishes between the transparent and opaque states






Converting into a MUX

Forcing the state (functionality depends on sizing)


Tri-State Inverter

Out is Z when Clk=0







Clk-Q Delay




Setup and Hold Times






Berkeley © \$0

Circuit before clock arrival (Setup-1 case)




Berkeley [

Circuit before clock arrival (Setup-1 case)



Berkeley [

Circuit before clock arrival (Setup-1 case)




Berkeley (


33

Nikolić Fall 2021


Circuit before clock arrival (Setup-1 case)



Circuit before clock arrival (Setup-1 case)




Hold-1 case




Berkeley (

Hold-1 case




Hold-1 case




Berkeley [

Hold-1 case



Hold-1 case






Flip-Flops


Types of Flip-Flops

Latch Pair (Master-Slave) Pulse-Triggered Latch




Transmission Gate Flip-Flop

Two back-to-back latches




Aside: Inverter Fork

- Often found in flip-flops: equalize Ck, Ckb delays
 - Logical effort = ?



Clk-Q, Setup and Hold Times



Review

- P Binary division is a slow, iterative process
- Non-restoring division speeds it up
- SRT divider, higher radix, redundant number representation
- Timing analysis for early and late signal arrivals
- Flip-flop-based pipelines are a lot easier to analyze than latch-based ones
- Latches are based on positive feedback
- Clk-Q delay calculated similarly to combinational logic
- Setup, hold defined as D-Clk times that correspond to Clk-Q delay increases
- Flip-flop is typically a latch pair