



Review

- Delay is a linear function of R and C
- Delay optimization is critical to improve the frequency of the circuit.
- The dimensions of a transistor affect its capacitance and resistance.
- We use RC delay model to describe the delay of a circuit.


EECS151 L15 LOGICAL EFFORT Nikolić Fall 2021

2 Berkeley @090





Inverter RC Delay



- $t_p = R_{eq}(C_p + C_L) = Req(Cin/\gamma + C_L)$
 - $\gamma = 1$ (closer to 1.2 in recent processes)
- $t_p = R_{eq}C_{in}(1+C_L/C_{in}) = \tau_{INV}(1+f)$ Propagation delay is proportional to fanout
- Normalized Delay = 1 + f

EECS151 L15 LOGICAL EFFORT

Fanout = $f = C_1/C_{in}$

5 Berkeley @00


Generalizing to Arbitrary Gates

- Delay has two components: d = h + p
- h: effort delay = gf (a.k.a. stage effort)
 - Again has two components
- g: logical effort
 - Measures relative ability of gate to deliver current
 - g = 1 for inverter
- f: electrical effort = C_{out} / C_{in}
 - Ratio of output to input capacitance
 - Sometimes called fanout
- p: parasitic delay
 - Represents delay of gate driving no load
 - Set by internal parasitic capacitance

EECS151 L15 LOGICAL EFFORT


Nikolić Fall 2021


Berkeley @08




- Parasitic p is the ratio of intrinsic capacitance to an inverter
 - p(inverter) =
- Logical Effort g is the ratio of input capacitance to an inverter
 - g(inverter) =
- Electrical Effort h is the ratio of the load capacitance to the input capacitance
 - h(inverter) =
- Delay = p + h = p + g * f = 1 + f


Berkeley @@®







Example: Inverter Chain



Logical Effort: g =

Electrical Effort: f =

Parasitic Delay: p =

Stage Delay: d =

Total Delay: d_total =


EECS151 L15 LOGICAL EFFORT

Nikolić Fall 20:

Berkeley © © S

11

Optimize Delay of an Inverter Chain



How to optimally size inverter chain to minimize delay?

...There are N-1 unknowns: C_2 , C_3 , ... C_N

$$d = (1 + C_2/C_{in}) + (1 + C_3/C_2) + ... + (C_L/C_N)$$

Solution: All delays are equal, $C_2/C_{in} = C_3/C_2 = ...C_L/C_N$

$$\frac{C_{i+1}}{C_i} = \sqrt[N]{\frac{C_L}{C_{In}}}$$

 $C_i = \sqrt{C_{i+1}C_{i-1}}$


EECS151 L15 LOGICAL EFFORT

Nikolić Fall 2021

12 Berkeley @ 90

Example: FO4 Inverter

• Estimate the delay of a fanout-of-4 (FO4) inverter



Logical Effort: g =

Electrical Effort: f =

Parasitic Delay: p =

Stage Delay: d =


EECS151 L15 LOGICAL EFFORT

Nikolić Fall 2021 13 Berkeley 608

13

Example: FO4 Inverter

• Estimate the delay of a fanout-of-4 (FO4) inverter



Logical Effort: g = 1

Electrical Effort: f = 4

Parasitic Delay: p = 1

Stage Delay: d = 5 Fanout-of-4 is commonly used to


normalize the circuit delay across technologies

EECS151 L15 LOGICAL EFFORT

Nikolić Fall 2021 14 Berkeley @ 1996

Multi-stage Logic Networks

- Logical effort generalizes to multistage networks
- Path Logical Effort
- Path Electrical Effort $F = \frac{C_{\text{out-path}}}{C_{\text{in-path}}}$
- $H = \prod h_i = \prod g_i f_i$ • Path Effort



EECS151 L15 LOGICAL EFFORT

15 Berkeley @06

15

Branching Effect

$$b = \frac{C_{\text{on path}} + C_{\text{off path}}}{C_{\text{on path}}} \qquad B = \prod b_i$$

$$G = 1$$

$$F = 90 / 5 = 18$$

$$GF = 18$$

$$f_1 = (15 + 15) / 5 = 6$$

$$f_2 = 90 / 15 = 6$$

$$B = 2$$

$$F = g_1g_2h_1h_2 = 36 = BGH$$

EECS151 L15 LOGICAL EFFORT

16 Berkeley @090

Designing Fast Circuits

$$D = \sum d_i = H + P$$

- ullet Delay is smallest when each stage bears same effort $\hat{h}=g_if_i=H^{rac{1}{N}}$
- ullet Thus minimum delay of N stage path is

$$D = NH^{\frac{1}{N}} + P$$

 And we can find the gate sizes that result in optimal delay

EECS151 L15 LOGICAL EFFORT

Nikolić Fall 202




17

Example: Best Number of Stages

- How many stages should a path use?
 - Minimizing number of stages is not always fastest
- Example: drive 64-bit datapath with unit inverter

$$D = NF^{1/N} + P$$
$$= N(64)^{1/N} + N$$



EECS151 L15 LOGICAL EFFORT


Nikolić Fall 2021

18 Berkeley @@@

Example: Best Number of Stages

- How many stages should a path use?
 - Minimizing number of stages is not always fastest
- Example: drive 64-bit datapath with unit inverter

$$D = NF^{1/N} + P$$
$$= N(64)^{1/N} + N$$





EECS151 L15 LOGICAL EFFORT

19

Best Stage Effort

- How many stages should a path use?
 - To drive given capacitance





- Define best stage effort
- Neglecting parasitics (p_{inv} = 0), we find ρ = e = 2.718
- For $p_{inv}=1$, solve numerically for $\rho=3.59$
- Choose 4 less stages, less energy
- Extends to any logic path with h = 4

EECS151 L15 LOGICAL EFFORT

Nikolić Fall 2021

20 Berkeley @09

Logical Efforts Method

1) Compute path effort

- H=GBF
- 2) Estimate best number of stages
- $N = \log_4 H$
- 3) Sketch path with N stages
- $D = NH^{\frac{1}{N}} + P$

4) Estimate least delay

- $\hat{h} = H^{\frac{1}{N}}$
- 5) Determine best stage effort
- $C_{in_i} = \frac{g_i C_{out_i}}{\hat{h}}$

6) Find gate sizes


EECS151 L15 LOGICAL EFFORT

Nikolić Fall 202

21 Berkeley @ S

21





$$g = 1$$
 $g = 4/2$ g $f = \alpha$ $f = b/\alpha$ f

$$g = 3/2$$
 $g = 1$
 $f = c/b$ $f = 5/c$

Effective fanout, F =


$$G =$$

$$b =$$

EECS151 L15 LOGICAL EFFORT

Nikolić Fall 2021


22 Berkeley © ® ®




Administrivia

• Homework 6 due this week


• Projects (ASIC and FPGA) start this week





A modern technology is mostly wires

- Transistors are little things under the wires
- Many layers of wires
- Wires are as important as transistors
 - Speed and power



EECS151 L15 LOGICAL EFFORT

27 Berkeley @@@


27

Wire Resistance

• $\rho = resistivity (\Omega^*m)$

$$R = \frac{\rho}{t} \frac{l}{w} = R_{\Box} \frac{l}{w}$$


- $R_{\square} = sheet\ resistance\ (\Omega/\square)$
 - □ is a dimensionless unit(!)
- Count number of squares
 - $R = R_{\square} * (\# \text{ of squares})$




EECS151 L15 LOGICAL EFFORT

Nikolić Fall 2021


28 Berkeley @090






Wire RC Model

- Wires are a distributed system
 - Approximate with lumped element models
- 3-segment pi-model is accurate to 3% in simulation



EECS151 L15 LOGICAL EFFORT

Elmore Delay for RC Tree



$$\begin{split} t_{pd} &\approx \sum_{\text{nodes } i} R_{i-to-source} C_i \\ &= R_1 C_1 + \left(R_1 + R_2 \right) C_2 + \ldots + \left(R_1 + R_2 + \ldots + R_N \right) C_N \end{split}$$


EECS151 L15 LOGICAL EFFORT


Nikolić Fall 2021

32 Berkeley @000

31 Berkeley @06

32





Summary

- Two delay components in logical effort:
 - Parasitic delay (p)
 - Effort delay (F)
 - Logical effort (g): intrinsic complexity of the gate
 - Electrical effort (h): load capacitance dependent
- To minimize the delay all stages should have the same effort (h)
- Ideal effort is 4
- Wires are modelled as RC
 - Most commonly just C for hand analysis

EECS151 L15 LOGICAL EFFORT

Nikolić Fall 202

35 Berkeley @ S S