

EECS151: Introduction to Digital Design and ICs

Lecture 7 – Finite State Machines

Bora Nikolić



September 7, 2021, EETimes 5G Takes to the Stars

Get ready to never have an excuse to be off the grid again. The latest update to the 5G New Radio (5G NR) standard will enable compatible devices to connect with 5G capable satellites anywhere in the world, without requiring specialist phones to get networked.



Artist's rendering of an Inmarsat-6 satellite, which will support 5G. (Source: Inmarsat.)

EECS151 L07 FSMS

Nikolić, Fall 2021



Review


- Combinational logic:
 - The outputs only depend on the current values of the inputs (memoryless)
 - The functional specification of a combinational circuit can be expressed as:
 - A truth table
 - A Boolean equation
- Boolean algebra

FECS151 LOZ FSMS


- Deal with variables that are either True or False
- Map naturally to hardware logic gates
- Use theorems of Boolean algebra and Karnaugh maps to simplify equations
- Finite state machines: Common example of sequential logic
- Common job interview questions ©


Nikolić, Fall 2021


2 Berkeley @090





Sequential logic Combinational logic: • Memoryless: the outputs only dependent on the current inputs. Sequential logic: • Memory: the outputs depend on both current and previous values of the inputs. • Distill the prior inputs into a smaller amount of information, i.e., states. • State: the information about a circuit • Influences the circuit's future behavior F (A,B,C,State) • Stored in Flip-flops and Latches • Finite State Machines: State • Useful representation for designing sequential circuits • As with all sequential circuits: output depends on present and past inputs • We will first learn how to design by hand then how to implement in Verilog. 4 Berkeley 6000 EECS151 L07 FSMS Nikolić, Fall 2021














FSM Design Process

- Specify circuit function
- Draw state transition diagram
- Write down symbolic state transition table
- Write down encoded state transition table
- Derive logic equations
- Derive circuit diagram
 - Register to hold state
 - Combinational logic for next state and outputs

FECS151 L07 FSMS

Nikolić, Fall 202



11

FSM State Encoding

- Binary encoding:
 - i.e., for four states, 00, 01, 10, 11
- One-hot encoding
 - One state bit per state
 - Only one state bit TRUE at once
 - i.e., for four states, 0001, 0010, 0100, 1000
 - Requires more flip-flops
 - Often next state and output logic can be simpler

EECS151 L07 FSMS

Nikolić, Fall 2021

12 Berkeley @ ® ®

Administrivia

- Homework 3 is due next Monday
 - Homework 4 will be posted this week, due before midterm 1
- Lab 4 this week
- Lab 5 next week
- Midterm 1 on October 7, 7-8:30pm


EECS151 L07 FSMS


Nikolić, Fall 202


Berkeley 6 (8) NO S


13




























Implement FSM with Verilog


- Specify circuit function
- Draw state transition diagram
- Write down symbolic state transition table
- Assign encodings (bit patterns) to symbolic states
- Code as Verilog behavioral description
 - Use parameters to represent encoded states
 - Use separate always blocks for register assignment and combinational logic block
 - Use case statement for combinational logic.
 - Within each case section (state), assign outputs and next state based on inputs
 - Moore: outputs only dependent on states not on inputs


EECS151 L 07 ESMS

likolić, Fall 202


25 Berkeley @ ® ®

25





Finite State Machine in Verilog (cont.) in=0 // always block for combinational logic portion **IDLE** always @(current_state or in) in=0 out=0 case (current_state) in=0 // For each state def output and next : begin in=1 out = 1'b0; S₁ S0 if (in == 1'b1) next_state = S0; else next_state = IDLE; out=0 out=1 end Each state becomes a s0 : begin case clause. out = 1'b0; if (in == 1'b1) next_state = S1; else next_state = IDLE; For each state define: s1 Output value(s) : begin out = 1'b1; if (in == 1'b1) next_state = S1; else next_state = IDLE; default: begin next state = IDLE; Use "default" to cover unassigned state. Usually out = 1'b0: end unconditionally transition to reset state. endcase endmodule 28 Berkeley @090 EECS151 L07 FSMS Nikolić, Fall 2021



Edge Detector Example Mealy Machine **Moore Machine** always @(posedge clk) always @ (posedge clk) if (rst) ps <= ZERO; else ps <= ns;
always @(ps in)</pre> if (rst) ps <= ZERO;</pre> else ps <= ns; case (ps) always @ (ps in) ZERO: if (in) begin sase (ps) IN=0 OUT=0 ZERO: begin out = 1'b1;
ns = ONE; IN=0 out = 1'b0; ZERO end if (in) ns = CHANGE; else begin ZERO else ns = ZERO; out = 1'b0: OUT=0 end ns = ZERO; CHANGE: begin IN=0 end out = 1'b1; ONE: if (in) begin if (in) ns = ONE;
else ns = ZERO; ONE out = 1'b0: CHANGE ns = ONE; end OUT=1 ONE: begin else begin
 out = 1'b0; out = 1'b0; if (in) ns = ONE; ns = ZERO; else ns = ZERO; end ONE default: begin OUT=0 default: begin out = 1'bx;ns = default; out = 1'bx; ns = default; end Berkeley @000 EECS151 L07 FSMS Nikolić, Fall 2021

Summary

- Finite state machines: Common example of sequential logic
 - Moore's machine: Output depends only on the current state
 - Mealy's machine: Output depends on the current state and the input
- Large state machines can be factored
- Common Verilog patterns for FSMs
- ullet Common job interview questions lacktriangle

EECS151 L07 FSMS

Nikolić, Fall 202

Berkeley @ S