EECS151: Introduction to Digital Design and ICs

Lecture 22 - Latches, Flip-Flops

Bora Nikolić

Berkeley engineering students pull off novel chip design in a single semester (Berkeley Engineer, June 17, 2021)

as well as the control to the contro



Berkeley @000

Review

- Binary division is a slow, iterative process
- Non-restoring division speeds it up
- SRT divider, higher radix, redundant number representation
- Timing analysis for early and late signal arrivals
- Flip-flop-based pipelines are a lot easier to analyze than latch-based ones
- Latches are based on positive feedback












Latches

Berkeley © 000

Writing into a Static Latch

Use the clock as a control signal (to break the positive feedback), that distinguishes between the transparent and opaque states



Converting into a MUX

Forcing the state (functionality depends on sizing)





Out is Z when Clk=0

EECS151 L22 LATCHES, FLIP-FLOPS

Voo

EECS151 L22 LATCHES, FLIP-FLOPS


• Latch



Berkeley @000

Clk-Q Delay

EECS151 L22 LATCHES, FLIP-FLOPS




Berkeley 6000 EECS151 L22 LATCHES, FLIP-FLOI

Nikolić Fall 2021



Berkeley @000


Setup and Hold Times




Setup-Hold Time Illustrations

EECS151 L22 LATCHES, FLIP-FLOPS









Set, Reset • Set and reset can be synchronous or asynchronous • Always watch for additional timing paths! D-flip-flop with synchronous reset addulled ff. sync clear (input d, r, alk, output reg q); always @(posedge clk) begin sig ((r) q < a 1160); else q < d; end endedodule always block entered only at each positive clock edge

D-flip-flop with asynchronous reset module dff_eayme_clear(input d, r, clk, output asy q): always @(negedge r or posedge clk) begin if (tr) q <= 1*b0; else q <= d; end end end codule always block entered immediately when (outfve-lov) r is osserted

Combinational logic delay is a fun


Flip-Flop Timing Characterization

- Combinational logic delay is a function of output load and input slope
- Sequential timing (flip-flop):
 - $^{\bullet}$ $t_{\text{clk-q}}$ is function of output load and clock rise time
 - $^{\bullet}$ t_{Su} , t_{H} are functions of D and Clk rise/fall times



Registers, Register files

• Register is often built out of flip-flops



- Register file can be built out of registers
 - Ok for small register files
 - Large register files are generally built with latches and custom designed (like memory arrays)



SRAM

Nikolić Fall 2021



EECS151 L22 LATCHES, FLIP-FLOPS

Nikolić Fall 20:

0x000...0

Berkeley @000

25 Berkeley @000

EECS151 L22 LATCHES, FLIP-FLOPS

Random Access Memory Architecture

- Conceptual: Linear array of addresses
 - Each box holds some data
 - Not practical to physically realize
 millions of 32b/64b words
- Create a 2-D array

CS151 L22 LATCHES, FLIP-FLOPS

• Decode Row and Column address to get data




Nikolić Fall 2021

Column

Berkeley 6000

Basic Memory Array


- Core
 - Wordlines to access rows
 - Bitlines to access columns
 - Data multiplexed onto columns
- Decoders
 - Addresses are binary
 - Row/column MUXes are 'one-hot' - only one is active at a time



Nikolić Fall 2021

Berkeley 🕳 🕫 🍜

Basic Static Memory Element




- If D is high, D will be driven low
 - Which makes D stay high
- Positive feedback
- Same principle as in latches

Positive Feedback: Bi-Stability

• As in latches

EECS151 L22 LATCHES, FLIP-FLOPS



EECS151 L22 LATCHES, FLIP-FLOPS

Nikolić Fall 202


Berkeley @090

EECS151 L22 LATCHES, FLIP-FLOPS

Nikolić Fall 2021

Berkeley ©000

Writing into a Cross-Coupled Pair




- This is a 5T SRAM cell
 - Access transistor must be able to overpower the feedback; therefore must be large
 - Easier to write a 0, harder to write 1
- Can implement as a transmission gate as well; single-ended 6T cell
- There is a better solution...

EECS151 L22 LATCHES, FLIP-FLOPS

EECS151 L22 LATCHES, FLIP-FLOPS

likolić Fall 20

SRAM Cell



Since it is easier to write a 0 through NMOS, write only 0s, but on opposite sides! When reading, measure the difference


Berkeley @000

EECS151 L22 LATCHES, FLIP-FLOPS

Nikolić Fall 2021



6-transistor CMOS SRAM Cell



- Wordline (WL) enables read/write access for a row
- ullet Data is written/read differentially through shared BL, $\overline{\rm BL}$

()

Berkeley @090

Review

- Latches are based on positive feedback
- Clk-Q delay calculated similarly to combinational logic
- Setup, hold defined as D-Clk times that correspond to Clk-Q delay increases
- Flip-flop is typically a latch pair
- Dense memories are built as arrays of memory elements
 - SRAM is a static memory

EECS151 L22 LATCHES, FLIP-FLOPS

Nikolić Fall 2021

