## EECS 151/251A SP2022 Discussion #2

GSI: DIMA NIKIFOROV, YIKUAN CHEN

## Agenda

- Administrivia
- More Verilog
- Testbenches
- Combinational Logic

### Administrivia

- ☐ Thoughts on hybrid instruction/labs?
- Homework 2 posted


## More Verilog

## Blocking vs. Nonblocking

```
Blocking:
                          Non-Blocking:
                               reg c, out;
    reg c, out;
                              wire a, b, clk;
    wire a, b, d;
                               always @(posedge clk) begin
    always @(*) begin
                                  //use val of 'out' before clk edge
         c = a \mid b;
                                  c <= out | a;
                                  //use val of 'c' before clk edge
         out = c \& d;
                                  out <= c & b;
     end
                               end
```

- Don't mix blocking and nonblocking!
- When would you use either one?

# Race Conditions: Synthesis vs. Simulation



Want: a register pipeline

#### Determine:

- 1. Does it *synthesize* correctly?
- 2. Does it *simulate* correctly?
  - Note: always blocks may simulate in any order
- 3. Is it good coding practice?


```
Candidate #1:
always @(posedge clk) begin
                                      Candidate #4:
  a1 = d;
                                      always @(posedge clk) q1 = d;
  q2 = q1;
                                      always @(posedge clk) q2 = q1;
  q3 = q2;
                                      always @(posedge clk) q3 = q2;
end
Candidate #2:
always @(posedge clk) begin
                                      Candidate #5:
  q3 = q2;
                                      always @(posedge clk) q3 = q2;
  q2 = q1;
                                      always @(posedge clk) q2 = q1;
  q1 = d;
                                      always @(posedge clk) q1 = d;
end
Candidate #3:
always @(posedge clk) begin
                                      Candidate #6:
  q1 \ll d;
                                      always @(posedge clk) q1 <= d;
  q2 <= q1;
                                      always @(posedge clk) q2 <= q1;
  q3 <= q2;
                                      always @(posedge clk) q3 <= q2;
end
```

EECS 151/251A DISCUSSION 1

## Testbenches

#### What's a Testbench?

- Tool to verify that design behaves as specified
- Generate inputs to drive design
- Compare outputs against expected results



EECS 151/251A DISCUSSION 1

## Example Testbench

```
`timescale 1 ns / 1 ps
module my_tb();
      reg tb_in;
      wire tb out;
      reg tb clk;
      integer i=0;
      initial clk = 0;
      always #(`CLOCK_PERIOD/2) clk <= ~clk;</pre>
      my_module dut (.clk(tb_clk), .in(tb_in), .out(tb_out));
      initial begin
              // Drive inputs and check here
      end
endmodule
```

#### What Makes a Good Testbench?


- ☐ Code coverage:
  - Statements
  - Branches
  - Toggles
  - States
- ☐ Functional coverage
  - ☐ Features/Requirements


```
module adder
        input signed [63:0] A
        input signed [63:0] B
        output signed [63:0] Y,
        output zero, negative
  always @(*) begin
    Y = A + B
    negative = Y[63];
    if (Y == 64'b0) begin
        zero = 1'b1:
    end else begin
        zero = 1'b0;
    end
  end
endmodule
```


## Combinational Logic

## Boolean Algebra: DeMorgan's

- First step towards logic simplification
- Recall: (x+y)' = x'y', (xy)' = x'+y'
- Bubble = inversion (NOT)
- Steps for a single gate:
  - 1. Swap AND for OR & vice versa
  - 2. Backward pushing: add bubbles to inp A —o
  - 3. Forward pushing: add bubbles to output **B**









#### **Canonical Forms**

- Sum of Products (SoP):
  - $\overline{B}C + A\overline{B} + \overline{A}B\overline{C}$




Sum of Products (SoP):

• 
$$(\overline{B} + \overline{C}) (\overline{A} + \overline{B}) (A + B +$$



## **Truth Tables**



A	В	С	Out
0	0	0	
0	0	1	
0	1	0	
0	1	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	

## **Truth Tables**


А	В	С	Out
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

SoP


PoS

## 2-input K-Map

$$F(A,B) = \overline{A}B + AB + A\overline{B}$$



## 4-input K-Map



 $F(A,B) = \overline{A}\overline{B}\overline{C}\overline{D} + \overline{A}\overline{B}C\overline{D}$ ABCD + ABCD +  $AB\overline{C}\overline{D} + ABC\overline{D} +$  $A\overline{B}CD + A\overline{B}\overline{C}\overline{D} +$ **ABCD** 

## Questions?