# **EECS151: Introduction to Digital Design and ICs**

# Lecture 18 - Adders, Multipliers

# **Bora Nikolić**

#### TSMC Details The Benefits of Its N3 Node

October 27, 2021, EETimes - TSMC, now chugging along with its N5 process node, solid it will have its evolutionary N4 node ramped up to volume production this year. The N3 node, which will provide more of a technological leap than N4, is planned to go into volume production in the second half of 2022. N3 will indeed offer outsioners go into votatile production in the section and to 2022. We will indeed other custom the kind of performance improvements they might hope for from a major node jurt though the speed improvement will be at the low-end of TSMC's projected aspirar from last year; the company also just missed its target for density improvement.



Berkeley ⊚000

Berkeley @000

Berkeley @000

Review

- Binary adders are a common building block of digital systems
- Carry is in the critical path
- Mirror adders cells are commonly found in libraries
- Ripple-carry adder is the least complex, lowest energy

Berkeley @000



# Ripple-Carry Adders

· Carry is in the critical path

· Optimal effort is 4, logical effort is 2

Sizing the Mirror Adder


- · Drives one carry and one sum input
  - · Conveniently split fanout
- All stages equally sized

# 4 Berkeley @000

#### The Mirror Adder

- \*The NMOS and PMOS chains are completely symmetrical.
- A maximum of two series transistors in the carry-generation stack.
- Only the transistors in the carry stage have to be optimized for optimal speed. All transistors in the sum stage can be smaller.
- $\bullet$ The transistors connected to  $C_i$  are placed closest to the output.
- $\bullet$ Minimize the capacitance at node  $C_o$ .

#### Transmission Gate Full Adder



EECS151 L18 ADDERS II

# Berkeley 3000




EECS151 L18 ADDERS II


Carry Bypass Adders


# Carry-Bypass Adder

• Also called 'carry skip'





Idea: If (P0 and P1 and P2 and P3 = 1)






# Linear Carry Select Square Root Carry Select Bit 5-8 Bit 9-13 Bit 14-19 $t_{add} = t_{setup} + \left(\frac{N}{M}\right) t_{carry} + M t_{mux} + t_{sum}$ $t_{add} = t_{setup} + P \cdot t_{carry} + (\sqrt{2N})t_{mux} + t_{sum}$ Berkeley @000











EECS151 L18 ADDERS II



#### Multiplication




$$a_1b_0+a_0b_1$$
  $a_0b_0$  Product

Many different circuits exist for multiplication.

Each one has a different balance between speed (performance) and amount of logic (energy, cost).

33 Berkeley @000

#### "Shift and Add" Multiplier



 Performance: N cycles of N-bit additions

- Sums each partial product, one at a time.
- In binary, each partial product is shifted versions of A or 0.

#### Control Algorithm:

- 1.  $P \leftarrow 0$ ,  $A \leftarrow$  multiplicand,  $B \leftarrow$  multiplier
- 2. If LSB of B==1 then add A to P
  - else add 0
- 3. Shift [P][B] right 1
- 4. Repeat steps 2 and 3 (n-1) more times.
- 5. [P][B] has product.



#### "Shift and Add" Multiplier

#### Signed Multiplication:

Remember for 2's complement numbers MSB has negative weight:

$$X = \sum_{i=0}^{N-2} x_i 2^i - x_{n-1} 2^{n-1}$$

ex: 
$$-6 = 11010_2 = 0 \cdot 2^0 + 1 \cdot 2^1 + 0 \cdot 2^2 + 1 \cdot 2^3 - 1 \cdot 2^4$$
  
= 0 + 2 + 0 + 8 - 16 = -6

- Therefore for multiplication:
  - a) subtract final partial product
  - b) sign-extend partial products
- Modifications to shift & add circuit:
  - a) adder/subtractor
  - b) sign-extender on P shifter register



What's -3 x 5?

1101 x 01 01



Berkeley @000


EECS151 L18 ADDERS II

Berkeley @000



# Unsigned Parallel Multiplier

Parallel (Array) Multiplier



EECS151 L18 ADDERS II


EECS151 L18 ADDERS II

Berkeley ⊚000

Berkeley ©000

#### Parallel (Array) Multiplier

Single cycle multiply: Generates all n partial products simultaneously.



#### Carry-Save Addition

EECS151 L18 ADDERS II

- Speeding up multiplication is a matter of speeding up the summing of the partial products.
- "Carry-save" addition can help.
- Carry-save addition passes (saves) the carries to the output, rather than propagating them.

 $s 0001 = 1_{10}$ carry-save add  $+3_{10}$  0011  $c \overline{0010} = 2_{10}$  $s 0110 = 6_{10}$ carry-propagate add  $\frac{1000}{1000} = 8_{10}$ 

Example: sum three numbers,

 $c \overline{0100} = 4_{10}$ 

310 0011

+ 2<sub>10</sub> 0010


 $3_{10} = 0011, 2_{10} = 0010, 3_{10} = 001$ 

- In general, carry-save addition takes in 3 numbers and produces 2: "3:2 compressor":
- Whereas, carry-propagate takes 2 and produces 1.
- With this technique, we can avoid carry propagation until final addition



carry-save add

# Carry-Save Circuits




- When adding sets of numbers, carry-save can be used on all but the final sum.
- Standard adder (carry propagate) is used for final sum.
- Carry-save is fast (no carry propagation) and inexpensive (full adders)

Nikolić Fall 202

# Berkeley 6000


#### Array Multiplier Using Carry-Save Addition



#### Carry-Save Addition

CSA is associative and commutative. For example:

$$(((X_0 + X_1) + X_2) + X_3) = ((X_0 + X_1) + (X_2 + X_3))$$





- A balanced tree can be used to reduce the logic delay
- It doesn't matter where you add the carries and sums, as long as you eventually do add them
- This structure is the basis of the Wallace Tree Multiplier
- Partial products are summed with the CSA tree. Fast adder (ex: CLA) is used for final sum
- Multiplier delay  $\alpha \log_{3/2} N + \log_2 N$


ikolić Fall 2021 43 Berkeley @000

#### Wallace-Tree Multiplier

• Reduce the partial products in logic stages – 4 x 4 example












#### Wallace-Tree Multiplier



Note: Wallace tree is often slower than an array multiplier in FPGAs (which have optimized carry chains)


EECS151 L18 ADDERS II

Nikolić Fall 2



#### Increasing Throughput: Pipelining

- $\bullet$  Multipliers have a long critical path: PP generation  $\rightarrow$  reduction tree  $\rightarrow$  final adder
  - Often pipelined before final adder (2x flip-flops for carry-save)



EECS151 L18 ADDERS

EECS151 L18 ADDERS I

#### 2021 46 Berkeley **©000**

# Summary

- Adders
  - Carry is in the adder critical path
  - Mirror adders cells are commonly found in libraries
  - Ripple-carry adder is the least complex, lowest energy
  - $^{ullet}$  Carry-bypass, carry-select are usually faster than ripple-carry for bitwidths > 8
- Multipliers
  - Shift-and-add is the most compact
  - Parallel multipliers

EECS151 L18 ADDERS II

Nikolić Fall 2021