EECS151: Introduction to Digital Design and ICs

Lecture 25 - Memories

Bora Nikolić

Robert Dennard

- Invented DRAM in 1968 at IBM
- Formulate Dennard's scaling: Maintain con power density with improved equency/performance
- The end of Dennard's scaling leads to the inability to further increase clock frequencies and multicore processors as an alternative way to improve





Berkeley @000

Review

- · Memory decoding is done hierarchically
 - Wire-limited in large arrays
 - Design by using the method of logical effort
- Larger memories can be built out of smaller blocks





Caches

Berkeley ⊚000

Caches (Review from 61C)

- Two Different Types of Locality:
 - Temporal locality (Locality in time): If an item is referenced, it tends to be referenced again
 - Spatial locality (Locality in space): If an item is referenced, items whose addresses are close by tend to be referenced soon.
- By taking advantage of the principle of locality:
 - Present the user with as much memory as is available in the cheapest technology.
 - Provide access at the speed offered by the fastest technology.
- DRAM is slow but cheap and dense:
 - Good choice for presenting the user with a BIG memory system
- SRAM is fast but expensive and not as dense:
 - Good choice for providing the user FAST access time.



Example: 1 KB Direct Mapped Cache with 32-B Blocks

For a 2N-byte cache:

/251A L25 MEMORIES

- The uppermost (32 N) bits are always the Cache Tag
- The lowest M bits are the byte-select offset (Block Size = 2^M)

31			9	4	0
	Cache Tag Example: 0x50	1	Cache Index	Offset	
	Stored as part of the cache "state"		Ex: 0x01	Ex: 0x	00
Valid Bit	Cache Tag		Cache Data		
П		T	Byte 31	Byte 1 By	te 0 0
П	0x50	7	Byte 63	Byte 33 By	te [†] 32 1 ←
Н		\dashv			3
:	:			:	
H		\dashv	Byte 1023	Byte	992 31

Berkeley ⊚000


Fully Associative Cache

Fully Associative Cache

EECS151/251A L25 MEMORIES

- Ignore cache Index for now
- Compare the Cache Tags of all cache entries in parallel (expensive...)
- Example: Block Size = 32 B blocks, we need N 27-bit comparators

By definition: Conflict Miss = 0 for a fully associative cache



EECS151/251A L25 MEMORIES


Nikolić Fall 2021

Berkeley ©000

Set Associative Cache

N-way set associative: N entries for each Cache Index


- . N direct mapped caches operate in parallel
- Example: Two-way set associative cache
 - Cache Index selects a "set" from the cache
 - The two tags in the set are compared to the input in parallel
 - Data is selected based on the tag result



Disadvantage of Set Associative Cache

N-way Set Associative Cache versus Direct Mapped Cache:

- N comparators vs. 1
- Extra MUX delay for the data
- Data comes AFTER Hit/Miss decision and set selection In a direct mapped cache, Cache Block is available BEFORE Hit/Miss:
 - Possible to assume a hit and continue. Recover later if miss.



Berkeley @000 EECS151/251A L25 MEMORIES

Berkeley @000

Block Replacement Policy

- Direct-Mapped Cache
 - index completely specifies position which position a block can go in on a miss
- N-Way Set Assoc
 - $^{\bullet}\,$ index specifies a set, but block can occupy any position within the set on a miss
- Fully Associative
 - block can be written into any position
- Question: if we have the choice, where should we write an incoming block?
 - If there's a valid bit off, write new block into first invalid.
 - If all are valid, pick a replacement policy
 - rule for which block gets "cached out" on a miss.

EECS151/251A L25 MEMORIES

Nikolić Fall 202

Berkeley ©000

Block Replacement Policy: LRU

- LRU (Least Recently Used)
 - Idea: cache out block which has been accessed (read or write) least recently
 - Pro: temporal locality recent past use implies likely future use: in fact, this is a very effective policy
 - Con: with 2-way set assoc, easy to keep track (one LRU bit); with 4-way or greater, requires more complicated hardware and more time to keep track of this

NU. - U (E - U 00



Administrivia

- Homework 10 posted on Friday, due 11/22
 - No homework during Thanksgiving
- Project checkpoints #2/#3 this week
- Next week:
 - Class lab and discussion on Monday
 - No classes/labs/discussions Tu and We



ASIC Memories

Berkeley @000


EECS151/251A L25 MEMORIES

Nikolić Fall 2021

Berkeley ⊚000

EECS151/251A L25 MEMORIES

ASIC Memory Compilers



 Memory compiler produces front-end views (similar to standard cells, but really large ones)



FPGA Memories

Nikolić Fall 202

Berkeley @000

EECS151/251A L25 MEMORIES

Nikolić Fall 2021



Verilog RAM Specification

What do the synthesis tools do with this?

Verilog Synthesis Notes (FPGAs)

- Block RAMS and LUT RAMS all exist as primitive library elements. However, it is much more convenient to use inference.
- Depending on how you write your Verilog, you will get either a collection of block RAMs, a collection of LUT RAMs, or a collection of flip-flops.
- The synthesizer uses size, and read style (sync versus async) to determine the best primitive type to use.
- It is possible to force mapping to a particular primitive by using synthesis directives.
 Ex: (* ram_style = "distributed" *) reg myReg;
- The synthesizer has limited capabilities (eg., it can combine primitives for more depth and width, but is limited on porting options). Be careful, as you might not get what you want.
- See User Guide for examples.

EECS151/251A L25 MEMORIES

 CORE generator memory block has an extensive set of parameters for explicitly instantiated RAM blocks.

```
Dual-read-port LUT RAM (FPGA)
Inferring RAMs in Verilog (FPGA)
         // 64X1 RAM implementation using distributed RAM
                                                                                                                                                     Multiple-Port RAM Descriptions
                                                                                                                                                  ..
module v_rams_17 (clk, we, wa, ra1, ra2, di, do1, do2);
   input clk;
       module ram64X1 (clk, we, d, addr, q);
       input clk, we, d;
       input [5:0] addr;
output q;
                                                                                                                                                       input cir;
input we;
input [5:0] wa;
input [5:0] ra1;
input [5:0] ra2;
input [15:0] do1;
output [15:0] do2;
                                                               Verilog reg array used w
           reg [63:0] temp;
always @ (posedge clk)
if(we)
                                                              "always @ (posedge ... infers
                                                                    memory array.
           temp[addr] <= d;
assign q = temp[addr];
                                                                                                                                                       output [15:0] do2;
reg [15:0] ram [63:0];
always @(posedge clk)
                                                         Asynchronous (combinatorial) read infers LUT
                                                                            RAM
            endmodule
                                                                                                                                                             if (we)
                                                                                                                                                                  ram[wa] <= di;
                                                                                                                                                       assign do1 = ram[ral];
                                                                                                                                                   assign do2 = ram[ra2];
endmodule
                                                                                                  Berkeley ©000
                                                                                                                                                                                                                                     Berkeley ©000
Block RAM Inference (FPGA)
                                                                                                                                     FPGA Block RAM initialization (FPGA)
                                                                                                                                                odule RAMB4_S4 (data_out, ADDR, data_in, CLK, WE);
output[3:0] data_out;
input [2:0] ADDR;
input [3:0] data_in;
            // Single-Port RAM with Synchronous Read
            module v_rams_07 (clk, we, a, di, do);
                                                                                                                                                  input CLK, WE;
reg [3:0] mem [7:0];
reg [3:0] read_addr;
                  input clk;
input we;
                  input [5:0] a;
                             [15:0] di;
                                                                                                                                                  initial
                  input
                                                                                                                                                                                                    "data.dat" contains initial RAM contents, it gets
                                                                                                                                                    begin
|$readmemb("data.dat", mem);
                  output [15:0] do;
                                                                                                                                                                                                   put into the bitfile and loaded at configuration
                             [15:0] ram [63:0];
                                                                                                                                                                                                          time.
(Remake bits to change contents)
                  reg
                             [5:0] read_a;
                  always @(posedge clk) begin if (we)
                                                                                                                                                  assign data_out = mem[read_addr];
                                                                   read address) infers Block RAM
                        read a <= a;
                  assign do = ram[read_a];
            endmodule
                                                                                                                                                  endmodule
                                                                                                  Berkeley ⊚000
                                                                                                                                  EECS151/251A L25 MEMORIES
                                                                                                                                                                                                                                    20 Berkeley @000
                                                                                                                                     First-in-first-out (FIFO) Memory
                                                                                                                                  • Used to implement queues.
                                                                                                                                                                                                      Producer can perform many writes
                                                                                                                                                                                                      without consumer performing any
reads (or vice versa). However,
because of finite buffer size, on
                                                                                                                                  • These find common use in processor and
                                                                                                                                    communication circuits.
                                                                                                                                                                                                      average, need equal number of reads
                                                                                                                                  · Generally, used to "decouple" actions of produce
                                                                                                                                                                                                      and writes.
                                                                                                                                    and consumer:
                                                                                                                                                                                                      Typical uses:

    interfacing I/O devices. Example

                                                                                                                                                                                                          network interface. Data bursts from network, then processor
                                               FIFOs
                                                                                                                                                                                                          bursts to memory buffer (or reads one word at a time from
                                                                                                                                                             after write
                                                                                                                                                                                                           interface). Operations not
                                                                                                                                                                                                           synchronized.

    Example: Audio output. Processor produces output samples in bursts

                                                                                                                                                                                                           (during process swap-in time).
Audio DAC clocks it out at constant
                                                                                                                                                                                                           sample rate.
```

FIFO Interfaces



- After write or read operation, FULL and EMPTY indicate status of buffer.
- Used by external logic to control own reading from or writing to the buffer.
- FIFO resets to EMPTY state.

EECS151/251A L25 MEMORIES

- HALF FULL (or other indicator of partial fullness) is optional.
- If pointers equal after read \Rightarrow EMPTY:



Note: Pointer incrementing is done "mod size-of-buffer"

23 Berkeley @@@@


Berkeley 6000

Xilinx Virtex5 FIFOs

- Virtex5 BlockRAMS include dedicated circuits for FIFOs.
- Details in User Guide (ug190).


EECS151/251A L25 MEMORIES


Takes advantage of separate dual ports and independent ports clocks.




Berkeley ©000

22 Berkeley ©000










Last as Cascade and Company of the Cascade and Cascade and Company of the Cascade and Cascade an



DRAM





floating gate

EECS151/251A L25 MEMORIES

gate


Berkeley @090


Flash cell


MOSFET


Berkeley @000

Multi-Level Cell Higher density Errors more likely Read a Flash cell Floating gate change the threshold voltage of a cell Read a Flash cell Floating gate change the threshold voltage of a cell












- Intel Optane DC Persistent Memory
- Non-Volatile
- Storage based on resistance:
 - High resistivity : 0
 - Low Resistivity: 1
- High capacity:
 - 128, 256, 512 GB
- Modes:
 - Memory Mode
 - App-directed Mode

EECS151/251A L25 MEMORIES

Content Addressable Memory

- Commonly used in translation lookaside buffers (TLBs).
- Matching asserts a matchline output for each world that contains a specified key



EECS151/251A L25 MEMORIES

EECS151/251A L25 MEMORIES



60 Berkeley ⊚090


Content Addressable Memory


- Commonly used in translation lookaside buffers (TLBs).
- Matching asserts a matchline output for each word that contains a specified key

 Match

 Mismatch

 Mismatch





Memory Overview Memory Array Serial Access Content Addressable Volatile Non-Volatile Shift Regs FIFOs CAM SRAMs DRAMs NVMM Flash

Summary

- Multiple cache levels make memory appear both fast and big
- Direct mapped and set-associative cache
- Memory compilers generate SRAM blocks
- Several options for memory on FPGAs: Distributed, BlockRAM, UltraRAM
- Many more bits stored in DRAM and Flash
- Elach
 - Single-level vs multi-level
 - Read and Write Flash Cell
 - NAND vs NOR

 S151/251A L25 MEMORIES

Nikolić Fall 202

