

The Mirror Adder

- •The NMOS and PMOS chains are completely symmetrical.


 A maximum of two series transistors in the carry-generation stack.
- •Only the transistors in the carry stage have to be optimized for optimal speed. All transistors in the sum stage can be smaller.
- •The transistors connected to C_i are placed closest to the output.
- •Minimize the capacitance at node C_0 .


EECS151 L18 ADDERS II


Nikolić Fall 2021


Berkeley @@@@


5














Faster Carry-Bypass

EECS151 L18 ADDERS II

Nikolić Foli 2021

12 Berkeley © 096

Administrivia


- Homework 7 due this week
- Homework 8 due next week
 - In scope for midterm
- All labs need to be checked off by this week!
- Projects (ASIC and FPGA) started, first check point this week
- Midterm 2 is on November 4 at 7pm
 - Review session tonight at 7pm


EECS151 L18 ADDERS II

Nikolić Fall 202


13 Berkeley 6000


13








Carry Select Adder: Critical Path Bit 0-3 Bit 4-7 Bit 8-11 Bit 12-15 Setup Setup Setup Setup ĮĻ 0-Carry 0-Carry 0-Carry 0-Carry Ţ \prod 1-Carry 1-Carry 1-Carry 1-Carry Multiplexer Multiplexer Multiplexer Multiplexer Sum Generation Sum Generation Sum Generation Sum Generation S₀₋₃ S₈₋₁₁ S₁₂₋₁₅ 16 Berkeley @000 EECS151 L18 ADDERS II Nikolić Fall 2021











Lookahead: Topology $C_{0} = AB + BCi + ACi = G + PC$ Expanding lookahead equations: $C_{0,1} = G_{1} + P_{1}C_{1,1} = G_{1} + P_{1}G_{0} + P_{1}P_{0}C_{1,0}$ $C_{1,1} = G_{0} + P_{0}C_{1,0}$ Carry at bit k: $C_{0,k} = G_{k} + P_{k}(G_{k,1} + P_{k,1}C_{0,k,2})$ Expanding at bit k: $C_{0,k} = G_{k} + P_{k}(G_{k,1} + P_{k,1}(... + P_{1}(G_{0} + P_{0}C_{1,0})...))$ Carry-lookahead gate grows at each bit position!

EECS151 L18 ADDERS II

Nikolić Fall 2021

22 Berkeley ©0300

Carry Lookahead Trees

Build the carrylookahead tree as a hierarchy of gates

$$C_{0,0} = G_0 + P_0 C_{i,0}$$

$$C_{0,1} = G_1 + P_1C_{i,1} = G_1 + P_1G_0 + P_1P_0C_{i,0}$$

$$\begin{split} &C_{0,2} = G_2 + P_2G_1 + P_2P_1G_0 + P_2P_1P_0C_{i,0} \\ &= (G_2 + P_2G_1) + (P_2P_1)(G_0 + P_0C_{i,0}) = G_{2:1} + P_{2:1}C_{0,0} \end{split}$$

Can continue building the tree hierarchically.

EECS151 L18 ADDERS II

Nikolić Fall 202

23 Berkeley © S


23

Logarithmic (Tree) Adders - Idea

- □ "Look ahead" across groups of multiple bits to figure out the carry
 - Example with two bit groups:

$$P_{1:0} = P_1 \cdot P_{0}, G_{1:0} = G_1 + P_1 \cdot G_0, \rightarrow C_{out1} = G_{1:0} + P_{1:0} \cdot C_{0,in}$$


- □ Combine these groups in a tree structure:
 - Delay is now ~log₂(N)





EECS151 L18 ADDERS II


Nikolić Fall 2021


Berkeley @096

















• Recall long multiplication of base-10 by hand:

12

× 56

• In base-2 (binary), we do the same thing:


011


×101

Beckley **

Books

**Bo





"Shift and Add" Multiplier

Signed Multiplication:

Remember for 2's complement numbers MSB has negative weight:

$$X = \sum_{i=0}^{N-2} x_i 2^i - x_{n-1} 2^{n-1}$$

ex:
$$-6 = 11010_2 = 0.2^0 + 1.2^1 + 0.2^2 + 1.2^3 - 1.2^4$$

= 0 + 2 + 0 + 8 - 16 = -6

- Therefore for multiplication:
 - a) subtract final partial product
 - b) sign-extend partial products
- Modifications to shift & add circuit:
 - a) adder/subtractor
 - b) sign-extender on P shifter register

EECS151 L18 ADDERS II

Nikolić Fall 202

35 Berkeley @@@@

35

Convince yourself

• What's -3 x 5?


1101 x 0101

EECS151 L18 ADDERS II


Page

Nikolić Fall 2021

Berkeley @ 9 8



Parallel (Array) Multiplier Partial products, one for each bit in multiplier multiplicand multiplier (each bit needs just one AND gate) b2 b1 b0 a3b0 a2b0 a1b0 a0b0 a3b1 b2a1 a1b1 a0b1 a3b2 a2b2 a1b2 a0b2 a3b3 a2b3 a1b3 a0b3 p2 p1 p3 FΑ FΑ FΑ НΑ Performance: What is the critical path? FA 38 Berkeley @090 EECS151 L18 ADDERS II Nikolić Fall 2021



Carry-Save Addition

Speeding up multiplication is a matter of speeding up the summing of the partial products.

"Carry-save" addition can help.

Carry-save addition passes (saves) the carries to the output, rather than propagating them.

Example: sum three numbers,

$$3_{10} = 0011, 2_{10} = 0010, 3_{10} = 0011$$


3₁₀ 0011 + 2₁₀ 0010 $c \frac{1000}{0100} = 4_{10}$ carry-save add $s 0001 = 1_{10}$ carry-save add $+ 3_{10} \underline{0011}$ $\frac{10}{0010} = 2_{10}$


 $s 0110 = 6_{10}$ carry-propagate add { $1000 = 8_{10}$

- In general, carry-save addition takes in 3 numbers and produces 2: "3:2 compressor"
- Whereas, carry-propagate takes 2 and produces 1.
- With this technique, we can avoid carry propagation until final addition

EECS151 L18 ADDERS II

40 Berkeley 600








CSA is associative and commutative. For example:

$$(((X_0 + X_1) + X_2) + X_3) = ((X_0 + X_1) + (X_2 + X_3))$$



- A balanced tree can be used to reduce the logic delay
- It doesn't matter where you add the carries and sums, as long as you eventually do add them
- This structure is the basis of the Wallace Tree Multiplier
- Partial products are summed with the CSA tree. Fast adder (ex: CLA) is used for final sum
- Multiplier delay α log_{3/2}N + log₂N

Nikolić Fall 20

43 Berkeley @@@@

43




EECS151 L18 ADDERS II


EECS151 L18 ADDERS II

First stage

6 5 4 3 2 1 0 Bit position

0 0 0 0 0






(c)


(a)

Final adder
6 5 4 3 2 1 0

(d)
Nikolić Fall 2021







Summary

- Adders
 - Carry is in the adder critical path
 - Mirror adders cells are commonly found in libraries
 - Ripple-carry adder is the least complex, lowest energy
 - Carry-bypass, carry-select are usually faster than ripple-carry for bitwidths > 8
- Multipliers
 - Shift-and-add is the most compact
 - Parallel multipliers

EECS151 L18 ADDERS II

Nikolić Fall 202

47 Berkeley 60080