EECS151: Introduction to Digital Design and ICs

Lecture 27 - Chips, Summary

Bora Nikolić

Lotfi Zadeh

Lotfi Aliasker Zadeh February 1921 – 6 September 2017 [LEI] was a mathematician, computer scientist, electrical engineer, artificial intelligence researcher, and professor² of <u>computer science</u> at the <u>University of California, Berkeley Zadeh is best known for proposing fuzzy mathematics</u>, consisting of several fuzzy-related concepts. <u>Fuzzy sets.</u> Fuzzy logic ²⁶ fuzzy algotrithms; <u>III arzy semantics</u>. <u>Tuzzy semantics</u>. <u>Tuzzy semantics</u>. <u>Tuzzy languages</u>; <u>46 fuzzy control.</u> ²⁸ fuzzy semantics. <u>Tuzzy languages</u>; <u>46 fuzzy control.</u> ²⁸ fuzzy probabilities, <u>118</u> fuzzy events, <u>118</u> and fuzzy



Nikolić Fall 20

Berkeley @000

Review

- Flas
 - Single-level vs multi-level
 - Read and Write Flash Cell
 - NAND vs NOR
- NVRAM
- CAM
- Parallelism for higher performance and lower power





Chip Packaging, I/O

Bonding Pad Design

Bonding Pad

GND

Out

Description of the page of the page


Berkeley @000

Berkeley @000

ESD Protection

- When a chip is being connected to a board, there is unknown (potentially large) static voltage difference
- Equalizing potentials requires (large) charge flow through the pads
- ullet Diodes sink this charge into the substrate need guard rings to pick it up.

ESD Protection




Berkeley 👵 🕫 🕫

EECS151/251A L27 SUMMARY

Nikolić Fall 20

Berkeley @000


Chip Packaging



- •Bond wires (~20µm) are used to connect the package to the chip
- Pads are arranged in a frame around the chip
- Pads are relatively large $\sim\!20\text{--}100\mu\text{m}$ (40-200 μm pitch)
- •Many chips areas are 'pad limited'

Pad Frame

EECS151/251A L27 SUMMARY






Nikolić Fall 2021

Berkeley @000


Nikolić Fall 2021

Berkeley @000





- Low-level distribution is in Metal 1/2
- Power has to be 'strapped' in higher layers of metal.
- The spacing is set by IR drop, electromigration, inductive effects
- Always use multiple contacts on straps




Modern Example: Intel Skylake-SP • Many power domains Vcc: core supply (per core) > Vccclm: Un-core supply Vccsa: System Agent supply Vccio: Infrastructure supply Vccsfr: PLL supply } Vccddrd: DDR logic supply } Vccddra: DDR I/O supply • 9 primary VCC domains are partitioned into 35 VCC planes EECS151/251A L27 SUMMARY

S.Tam, ISSCC'18

Berkeley @000

Decoupling Capacitors



Decoupling capacitors are added:

- ☐ On the board (right under the supply pins)
- □ On the chip (under the supply straps, near large buffers)

Decoupling Capacitors

• Under the die









• Intel Pentium 4 socket

• Intel Skylake-SP

EECS151/251A L27 SUMMARY



Administrivia

- Special lecture on Monday, Dec 6. at 11:00am
 - FPGA prototyping
 - Not on final, but very useful
- Project, project, project!
 - Final checkoffs on Dec. 7
- Homework 11 due Dec 3.
- Final is on December 13, 11:30-2:30
 - Review session next Wednesday



EECS151/251A L27 SUMMARY

This Class

Berkeley @000

EECS151/251A L27 SUMMARY

Berkeley @000

Berkeley @000


What This Class is All About?

- Introduction to digital integrated circuit and system engineering
 - Key concepts needed to be a good digital system designer
 - Discover you own creativity!
- Learn models that allow reasoning about design behavior
 - Manage design complexity through abstraction and understanding of tools • Allow analysis and optimization of the circuit's performance, power, cost, etc.
- Learn how to make sure your circuit and system works
 - There are way more ways to mess up a chip than to get it right.

Learn by doing!

Design Process

• Design through layers of abstractions



Nikolić Fall 2021

Field Has Advanced

Apple M1Pro and M1Max





Field Has Advanced

• Intel's roadmap to 18A

EECS151/251A L27 SUMMARY



Berkeley @000



To Probe Further

CS152/252 - Computer Architecture and Engineering

- Some have taken before EECS151
 - Taught only in Spring
- (More) advanced topics in computer architecture: Superscalar, out-oforder machines, vectors, GPUs, multithreading, memory hierarchy

Berkeley ©000

Digital Systems/Computer Architecture Research

- Exploring new areas by using high productivity design
- Language: Chisel
- Same control over RTL as Verilog
- Higher software abstraction level
 - Powerful parameterization, functional and object-oriented programming, static typing
 - Huge base of existing software libraries


https://www.chisel-lang.org/

Berkeley @000

25 Berkeley @000

RISC-V Rocket and BOOM

Rocket core




- 64-bit 5-stage single-issue in-order pipeline
- Design minimizes impact of long clock-to-output delays of compilergenerated RAMs
- 64-entry BTB, 256-entry BHT, 2-entry RAS (parameterized)
- MMU supports page-based virtual memory
- IEEE 754-2008-compliant FPU
 - Supports SP, DP FMA with hw support for subnormals

https://github.com/chipsalliance/rocket-chip






BOOM Microarchitecture



RocketChip Generator



Tiles: unit of replication for a core

- •L1 Caches
- Page-table walker

L2 banks:

•Receive memory requests

FrontBus:

Connects to DMA devices

ControlBus:

•Connects to core-complex devices

PeripheryBus:

•Connects to other devices

SystemBus:

•Ties everything together



Building Complete SoCs


• Design and simulate complete prototype systems





High-Speed I/O

• $28Gb/s \rightarrow 56Gb/s \rightarrow 112Gb/s \rightarrow 224Gb/s \rightarrow Optical$?




TSMC, IEDM'19



We Have a Generator For That, Too!

- But it is mostly analog
- Designed as a Berkeley Analog Generator (BAG)



- Deeper prerequisite chain
- $^{\bullet}$ EE105 \rightarrow EE140/240A \rightarrow EE240C or 290C (high-speed links)

33 Berkeley @000

EE251B - Advanced Digital Circuits


- Starts with a deeper dive into technology, devices and models
- SoC architecture, interconnect
- Variability and a case study of large SRAM arrays
- Most of the class is low-power design and power management
- ASIC projects

• Pending campus approval



EE194/290 - Advanced Topics Classes

Spring'22 Tapeout class (+ testing class, Fall'22)



Spring'22 class will use Intel 16

EECS151/251A L27 SUMMAR

- Organizational meeting next Friday
 Compute accounts, NDAs for technology access





Berkeley @000

Summary

- We accomplished a lot in this class
 - We hope changes we made were seamless
 - Worked nearly as hard as you did ©
- We had a ton of fun
- And hope you had too!



