EECS151: Introduction to Digital Design and ICs

Lecture 21 - Dividers, Latches

Bora Nikolić

Pentium FDIV Bug (from Wikipedia)

The Pentium FDV bug is a hardware bug affecting the floating-point unit (FPU) of the early Intel Pentium processors. Because of the bug, the processor would return incorrect binary floating point results when dividing certain pairs of high-precision numbers. The bug was discovered in 1994 by Thomans R. Nicely, a professor of manthematics at lynchburg College. Missing values in a lookup table used by the FPU's floating-point division algorithm led to calculations acquiring small errors. While these errors would in most use-cases only occur rarely and result in small deviations from the correct output values, in certain circumstances the errors con occur frequently and





Berkeley @000

Review

- Binary multipliers have three blocks:
 - Partial-product generation (NAND or Booth)
 - Partial-product compression (ripple-carry array, CSA or Wallace)
 - Final adder
- Multipliers are often pipelined
- Constant multipliers can be optimized for size/speed
- Shifters and crossbars are common building blocks in digital systems
 - Often require customization





Dividers

151 L21 DIVIDERS, LATCHES

Berkeley ⊚000

Pencil-And-Paper Division

	1512	quotient	
3	4537	dividend	
divisor	3000	divisor*q _i *10 ⁱ	
	1537	partial remainder	Division is an iterative process:
	1500		
	0037		$r(i) = r(i+1)-q_i*D*10^i$
	0030		V V 7 311 3
	0007		We usually 'guess' q _i
	0006		


Berkeley @000

Restoring Divider

- Assume $q_i = 1$
- Subtract divisor from r; check if $r(i) \ge 0$
 - if r(i) > 0, guess was good $(q_i = 1)$
 - $^{\bullet}$ if r(i) \leq 0, restore the value by adding divisor, $q_{i}=0$
- Shift divisor to right
- Repeat n times

More efficient to shift the reminder right





Berkeley @000

Non-Restoring Divider

- Doesn't restore if r(i) < 0
- Instead, adds the divisor in the next iteration
 - n shifts

0001

• n additions/subtractions

Faster Dividers

EECS151 L21 DIVIDERS, LATCHES

- Divide in a higher radix than 2 (typically 4, i.e. guess q_iq_{i+1})
- Keep the partial remainders in redundant form
- Sweeney-Robertson-Tocher (SRT) algorithm
 - Used in many processors





Timing




Berkeley ©000


51 L21 DIVIDERS, LATCHES

Berkeley @000

EECS151 L21 DIVIDERS, LATCHES








Delays can be different for rising and falling data transitions

ule flipflop

Berkeley ⊚000

Clock Uncertainties

• Clock arrival time varies in space and time



Sources of clock uncertainty


Berkeley @000

Clock Nonidealities

- Clock skew
 - Spatial variation in temporally equivalent clock edges; deterministic + random,
- Clock jitter
 - ullet Temporal variations in consecutive edges of the clock signal; modulation \pm random noise
 - Cycle-to-cycle (short-term) t_{JS}
 - ullet (there also exists long-term jitter $t_{J\!L}$)
- Variation of the pulse width
 - Important for level sensitive clocking with latches

Clock Skew and Jitter

- Both skew and jitter affect the effective cycle time
- Only clock distribution skew affects the race margin




Berkeley ©000

Timing Constraints

EECS151 L21 DIVIDERS, LATCHES

• First flip-flop launches data on the first clock edge, the second one captures on the second clock edge



Minimum cycle time is set by the longest logic path:


$$\mathsf{T} - \mathsf{t_{sk}} - \mathsf{t_{j}} = \mathsf{t_{c-q}} + \mathsf{t_{su}} + \mathsf{t_{logic,max}}$$

Worst case is when receiving edge arrives early

Timing Constraints

EECS151 L21 DIVIDERS, LATCHES

• Launching flip-flop shoudn't contaminate its own data



t_{logic,max}

 $\mathbf{t}_{\mathrm{clk-q}},\,\mathbf{t}_{\mathrm{su}},\,\mathbf{t}_{\mathrm{h}}$


t_{logic,min}

Hold time constraint:

$$\rm t_{c-q} + t_{logic,\,min} > t_{hold} + t_{sk}$$

Worst case is when receiving edge arrives late Race between data and clock

Berkeley ©000



Timing Analysis

Report timing

cartpoints: dig_agc_0/int_term_reg_0_
(rising_edge-triggered_flip-flop_clocked_by_clk_agc)
Endpoint: dig_agc_0/int_term_reg_0_
(rising_edge-triggered_flip-flop_clocked_by_clk_agc)

Point	Fanout	Derate	Incr		Pa	th	Voltage
clock clk agc (rise edge)		0.00		0.00			
clock source latency		3.13		3.13	r		
timing control 0/C1276/Y (AND2X3)		0.00		3.13	r	3.00	
timing control 0/o clk agc (net) 2		0.00		3.13	r		
dig_agc_0/BUFX8_G6B1I2/A (BUFX8)		0.00	&	3.13	r	3.00	
dig_agc_0/o_clk_agc_G6B1I2 (net) 15		0.00		3.91			
dig_agc_0/int_term_reg_0_/CP (SDFFCQX2)		0.01	&	3.92	r	3.00	


clock reconvergence pessimism		0.00		3.92			
clock uncertainty				10		4.02	
dig_agc_0/int_term_reg_0_/CP (SDFFCQX2)		0.00		4.02	r		
library hold time		-0.48		3.54			
data required time				3.54			
data required time				3.54			
data arrival time				-5.57			
slack (MET)				2.03			

Administrivia

- Midterm 2 scores released
 - Final can clobber either midterm!
- Homework 9 posted on Friday, due 11/15
 - One more homework before Thanksgiving
- Project checkpoints #2 this week
- Thursday is a holiday (Veterans' Day)

Midterm 2 • EECS151 • Max: 60.5/61 • Average: 42.7/61 (70%) • EECS251A • Average: 59.2/71 (83%)


• Max: 71/71



Berkeley @000

Latch-Based Timing

• Is there a possible timing problem in this path?





Latch-Based Timing

Berkeley ©000

22 Berkeley ©000


24 Berkeley @@@@

Berkeley @000

Latch-Based Timing

• Two clock phases

EECS151 L21 DIVIDERS, LATCHES



Clk2


• Two consecutive latches are never transparent at the same time

 Conservative EECS151 L21 DIVIDERS, LATCHES 23 Berkeley ⊚000


Latch-Based Timing


• Single clock phase


EECS151 L21 DIVIDERS, LATCHES




- Possibility of a race condition
 - Needs timing analysis (EE241B/EECS251B)










43 Berkeley @000



• Logical effort = ?







Berkeley ©000

Review

- Binary division is a slow, iterative process
- Non-restoring division speeds it up
- SRT divider, higher radix, redundant number representation
- Timing analysis for early and late signal arrivals
- Flip-flop-based pipelines are a lot easier to analyze than latch-based ones
- Latches are based on positive feedback
- Clk-Q delay calculated similarly to combinational logic
- Setup, hold defined as D-Clk times that correspond to Clk-Q delay increases
- Flip-flop is typically a latch pair

EECS151 L21 DIVIDERS, LATCHES

