# **EECS151: Introduction to Digital Design and ICs**

## Lecture 26 - Flash, Parallelism

#### **Bora Nikolić**

#### Google's Tensor Inside of Pixel 6, Pixel 6 Pro: A Look into Performance and Efficiency





Nikolić Fall 2021 Berkeley @000

#### Review

- Multiple cache levels make memory appear both fast and big
- Direct mapped and set-associative cache
- Memory compilers generate SRAM blocks
- Several options for memory on FPGAs: Distributed, BlockRAM, UltraRAM
- Many more bits stored in DRAM and Flash
- Flash
  - Single-level vs multi-level
  - Read and Write Flash Cell

NAND vs NOR Flash

• NAND vs NOR






#### Flash Organization

• NOR

Berkeley @000










EECS151/251A L26 FLASH, PARALLELISM



- High Density Used for data storage
  - USB drives


  - Memory cards




NOR:

Lower Latency Used for code storage






NOR Flash Read








#### NOR Flash Read




EECS151/251A L26 FLASH, PARALLELISM


















- High capacity:
  - 128, 256, 512 GB
- Modes:

EECS151/251A L26 FLASH, PARALLELISN







Berkeley @000


## Content Addressable Memory

- Commonly used in translation lookaside buffers (TLBs).
- Matching asserts a matchline output for each world that contains a specified key



# Berkeley ©000





#### Administrivia

- Special lecture on Monday, Dec 6. at 11:00am
  - FPGA prototyping
  - Not on final, but very useful
- Project, project !
  - Final checkoffs on Dec. 7
- Homework 11 due Dec 3.
- Last class on Wednesday!
- Final is on December 13, 11:30-2:30

Berkeley @000


#### **Parallelism**




#### **Parallelism**

EECS151/251A L26 FLASH, PARALLELISM

- Doing more than one thing at a time.
- ${}^{\bullet}$  Optimization in hardware design often involves using parallelism to trade off cost and
- Can also be used to improve energy efficiency.



251A L26 FLASH, PARALLELISM



Berkeley @000

### Types of Parallelism in Hardware

• Parallelism in Hardware


EECS151/251A L26 FLASH, PARALLELISM

- Pipelining
- SIMD Processing
- Multithreading




#### **Pipelining**

General principle:



Cut the CL block into pieces (stages) and separate with registers:



T' = 4ns + 1ns + 4ns + 1ns = 10nsF = 1/(4ns + 1ns) = 200MHz


CL block produces a new result every 5ns instead of every 9ns.

1/251A L26 FLASH, PARALLELISM

Berkeley 6000

#### Limits of Pipelining

- Without FF overhead, throughput improvement  $\infty$  # of stages.
- After many stages are added FF overhead begins to dominate:




- - clock skew contributes to clock overhead
  - imballanced stages
  - FFs dominate cost
  - clock distribution power consumption



#### SIMD Parallelism

- Make multiple instances of the loop execution data-path and run them in parallel, sharing the some controller.
- Example:  $y_i = f(x_i)$

EECS151/251A L26 FLASH, PARALLELISN



parallelism. Single Instruction Multiple Data

Example: vector processors.

#### Multithreading

• Fill in "holes" in the pipeline with another (independent) computation

$$x^1 \longrightarrow F^1 \longrightarrow y^1 = \alpha^1 y^1_{i-1} + x^1_i + b^1$$

$add_1$	x+b		x+b		x+b		
mult	ау		ay		ay		Г
adda		У		У		У	Г

#### Multithreading

• Fill in "holes" in the pipeline with another (independent) computation.

$$x^1 \longrightarrow F^1 \longrightarrow y^1 = \alpha^1 y^1_{i-1} + x^1_i + b^1$$

$$x^2 \rightarrow F^2 \rightarrow y^2 = \alpha^2 y^2_{i-1} + x^2_i + b^2$$

$add_1$	x+b	x+b	x+b	x+b	x+b		İ
mult	ay	ay	ay	ay	ay		
$add_2$		У	У	у	У	У	

Example: multi-threading in microprocessors

Berkeley @000



#### Low Power Design



#### Review: Sources of Power Dissipation

 $\bullet P_{total} = P_{dynamic} + P_{static}$ 

1/251A L26 FLASH, PARALLELISM

- Dynamic power:  $P_{dynamic} = P_{switching} + P_{shortcircuit}$ 
  - Switching load capacitances
  - Short-circuit current
- Static power:  $P_{\text{static}} = I_{\text{sub}} V_{\text{DD}}$ 
  - Mostly subthreshold leakage

#### To Lower Power

- Dynamic power:  $P = \alpha CV_{DD}^2 f$
- To lower power:
  - Lower VDD quadratic!
  - Lower switching activity
  - Lower capacitance
  - Lower frequency (doesn't save energy)
- Static/leakage power: P =
- To lower power:
  - Lower VDD more than quadratic!
  - Lower I<sub>Leak</sub>
    - Increasing threshold
    - Stacking devices
    - Turning off parts that are not being



#### Lowering Power

- Design-time techniques: Applied by the designer to lower power (by lowering  $V_{\text{DD}}$ , C or activity)
- Run-time techniques: Applied during runtime, to save power when lower performance is required (by dynamically lowering  $\boldsymbol{V}_{\text{DD}}$  increasing  $\boldsymbol{V}_{\text{Th}}$  or turning off parts)


#### Lowering V<sub>DD</sub>

- $\bullet$  E =  $\alpha \text{CV}_{DD}^2$  energy drops quadratically
- $\bullet$  f  $\sim V_{DD}$  frequency drops linearly
  - $I_{on} \sim V_{DD}$ ,  $f \sim I_{on}$
  - Linear at high supplies, higher penalty when approaching threshold
- Key idea: Use parallelism to increase performance at lower supplies



#### Fixed-Throughput Design

• Reference design (Chandrakasan and Brodersen, IEEE JSSC'92)






- Critical path delay  $\Rightarrow$  T<sub>adder</sub> + T<sub>comparator</sub> (= 25ns)  $\Rightarrow f_{\text{ref}} = 40 \text{Mhz}$
- Total capacitance being switched =  $C_{ref}$
- $V_{dd} = V_{ref} = 5V$
- Power for reference datapath =  $P_{ref} = C_{ref} V_{ref}^2 f_{ref}$ from [Chandrakasan92] (IEEE JSSC)

#### Fixed-Throughput Design

• Parallel datapath






Area = 1476 x 1219  $\mu^2$ The clock rate can be reduced by half with the same

- throughput  $\Rightarrow$   $f_{par} = f_{ref}/2$   $V_{par} = V_{ref}/1.7$ ,  $C_{par} = 2.15C_{ref}$
- $P_{par} = (2.15C_{ref}) (\hat{V}_{ref}/1.7)^2 (f_{ref}/2) \approx 0.36 P_{ref}$



#### Fixed-Throughput Design

Pipelined datapath



- Critical path delay is less  $\Rightarrow$  max [T<sub>adder</sub>, T<sub>comparator</sub>]
- Keeping clock rate constant:  $f_{\text{pipe}} = f_{\text{ref}}$ Voltage can be dropped  $\Rightarrow V_{pipe} = V_{ref} / 1.7$
- Capacitance slightly higher:  $C_{pipe} = 1.15C_{ref}$
- $P_{pipe} = (1.15C_{ref}) (V_{ref}/1.7)^2 f_{ref} \approx 0.39 P_{ref}$

#### Berkeley @000

Berkeley @000

#### Fixed-Throughput Design

Summary of techniques

Architecture type	Voltage	Area	Power
Simple datapath (no pipelining or parallelism)	5V	1	1
Pipelined datapath	2.9V	1.3	0.39
Parallel datapath	2.9V	3.4	0.36
Pipeline-Parallel	2.0V	3.7	0.2



#### Supply Reduction in Modern Technologies

- $\bullet$  Assume  $V_{DD} = 1 V$ ,  $V_{Th} = 0.3 V$
- Delay roughly doubles at  $V_{DD} = 0.65V$  (=  $V_{ref}/1.53$ )
- $\bullet \ P_{par} = 2C_{ref} \ (V_{ref}/1.43)^2 \ f_{ref}/2 = 0.42P_{ref}$


• Power still lower, but not as effective as before




Leakage Power

Berkeley @000

#### Review: Subthreshold Leakage





Berkeley @000

#### **Multiple Thresholds**

EECS151/251A L26 FLASH, PARALLELISM


- Modern technologies have transistors with multiple thresholds
  - Low thresholds are faster (higher lon), but leak more
  - Typically separated by 80-90mV one order of magnitude of leakage



#### 38 Berkeley ⊚000

#### Leakage

- Modern example: Intel Xeon Skylake-SP (S. Tam, ISSCC'18)
  - 14nm 28-core datacenter processor
  - Three transistor types
  - Design starts with middle (LL1)
  - Speed critical paths up by adding Nom
  - Save leakage power by adding LL2 to non-critical paths (so they become more crit



Performance: Nom > LL1 > LL2 Leakage: Nom > LL1 > LL2

#### Summary

- Multiple cache levels make memory appear both fast and big
- Direct mapped and set-associative cache
- Memory compilers generate SRAM blocks
- Several options for memory on FPGAs: Distributed, BlockRAM, UltraRAM
- Many more bits stored in DRAM and Flash
- - Single-level vs multi-level
  - Read and Write Flash Cell
  - NAND vs NOR

EECS151/251A L26 FLASH, PARALLELISM