EECS151: Introduction to Digital Design and ICs

Lecture 11 - CMOS

Bora Nikolić

Intel Unveils Second-Generation Neuromorphic Chip

October 5, 2021, Intel has unveiled its second-generation neuromorphic computing chip, Loihi 2, the first chip to be built on its Intel 4 process technology. Designed for research into cutting-edge neuromorphic neural networks, Loihi 2 brings a range of improvements. They include a ne instruction set for neurons that provides more programmability, allowing spikes to have integer values beyond just 1 and 0, and the ability to sc into three-dimensional meshes of chips for larger systems.



Berkeley @000

Review

- Core FPGA building blocks:
 - Configurable Logic Blocks (CLBs)
 - Configurable Interconnect
 - Switch boxes
- Modern FPGA Designs:
 - BRAMs, DSPs, and Al Engines
- CMOS process is used for producing chips
 - Planar bulk process used up to 28nm node
 - finFET and FDSOI used below the 22nm node








EECS151 L12 CMOS2

MOS Transistors

Berkeley ⊚000



Different Kinds of MOS Transistors Intel 10nm • FinFET • Planar bulk CMOS IEDM 2017 N-type G NMOS ₩ Berkeley @000

Transistor Dimensions are Quantized

- FinFET widths are discrete ($W = kW_{unit}$)
 - k is an integer
- Lengths are quantized because of lithography
 - Also are quantized lower metal layers, contacts...







Physical resistors

EECS151 L12 CMOS2


Resistors



Variable resistors




 $R = \rho \frac{L}{TW}$




Series and Parallel

With two identical resistors, R



EECS151 L12 CMOS2

Equivalent to doubling length



Equivalent to doubling width





















Peer Instruction

- Switch logic
- Which combination of inputs implements F = AB?



	R1	R2	R3	R4
a)	1	Х	Х	Х
b)	0	Х	Х	Х
c)	1	0	0	0
d)	1	1	1	0
e)	1	1	1	1
f)	None of the above			

Berkeley ©000

Summary

- CMOS process is used for producing chips
 - Planar bulk process used up to 28nm node
 - finFET, FDSOI used below the 22nm node

