



Decoder Design Example

• Look at decoder for 256x256 memory block (8KBytes)

Row Midress Distribution of the property of the






Problem Setup

• Goal: Build fastest possible decoder with static CMOS logic

- What we know
 - Basically need 256 AND gates, each one of them drives one word line



FECS151/251A L 24 DECODERS

7

Problem Setup (1)

• Each wordline has 256 cells connected to it

$$\bullet$$
 C_{WL} = 256*C_{cell} + C_{wire}

- Ignore wire for now
- ullet Assume that decoder input capacitance is $C_{address} = 4 * C_{cell}$

EECS151/251A L24 DECODERS

Nikolić Fall 2021

Berkeley @ 9 9

Berkeley @06

Problem Setup (2)

- ullet Each address bit drives $2^8/2$ AND gates
 - A0 drives $\frac{1}{2}$ of the gates, A0_b the other $\frac{1}{2}$ of the gates
- Total fanout on each address wire is:

$$F = \Pi B \frac{C_{load}}{C_{in}} = 128 \frac{\left(256C_{cell}\right)}{4C_{cell}} = 2^{7} \frac{\left(2^{8}C_{cell}\right)}{2^{2}C_{cell}} = 2^{13}$$

EECS151/251A L24 DECODERS

Nikolić Fall 2021

Berkeley © S N NC

c


Decoder Fan-Out


- F of 2^{13} means that we will want to use more than $\log_4(2^{13})=6.5$ stages to implement the AND8
- Need many stages anyways
 - So what is the best way to implement the AND gate?
 - Will see next that it's the one with the most stages and least complicated gates


EECS151/251A L24 DECODERS


Nikolić Fall 2021

Berkeley @ 99









Predecoders


- Use a single gate for each of the shared terms
 - E.g., from A_0 , $\overline{A_0}$, A_1 , and $\overline{A_1}$, generate four signals: A_0A_1 , $\overline{A_0}A_1$, $A_0\overline{A_1}$, $\overline{A_0}\overline{A_1}$
- In other words, we are decoding smaller groups of address bits first
 - And using the "predecoded" outputs to do the rest of the decoding


EECS151/251A L24 DECODERS


Nikolić Fall 2021


Berkeley @ 36


15














Cascading Memory-Blocks

How to make larger memory blocks out of smaller ones.

Increasing the depth. Example: given 1Kx8, want 2Kx8

WE

A[9:0]


Din[7:0]


Din[7:0]


BEECS151/251A L24 DECODERS

Nikolic Fall 2021

22 Berkeley








Caches (Review from 61C)

- Two Different Types of Locality:
 - Temporal locality (Locality in time): If an item is referenced, it tends to be referenced again soon.
 - Spatial locality (Locality in space): If an item is referenced, items whose addresses are close by tend to be referenced soon.
- By taking advantage of the principle of locality:
 - Present the user with as much memory as is available in the cheapest technology.
 - Provide access at the speed offered by the fastest technology.
- DRAM is slow but cheap and dense:
 - Good choice for presenting the user with a BIG memory system
- SRAM is fast but expensive and not as dense:
 - Good choice for providing the user FAST access time.


EECS151/251A L24 DECODERS


Nikolić Fall 2021

26 Berkeley @@@@



Fully Associative Cache **Fully Associative Cache** • Ignore cache Index for now • Compare the Cache Tags of all cache entries in parallel (expensive...) • Example: Block Size = 32 B blocks, we need N 27-bit comparators By definition: Conflict Miss = 0 for a fully associative cache Cache Tag (27 bits long) Byte Select Ex: 0x01 **Cache Tag** Valid Bit Cache Data Byte 31 Byte 1 Byte 0 Byte 33 Byte 32 Byte 63 28 Berkeley @080 EECS151/251A L24 DECODERS Nikolić Fall 2021





Block Replacement Policy

- Direct-Mapped Cache
 - index completely specifies position which position a block can go in on a miss
- N-Way Set Assoc
 - index specifies a set, but block can occupy any position within the set on a miss
- Fully Associative
 - block can be written into any position
- Question: if we have the choice, where should we write an incoming block?
 - If there's a valid bit off, write new block into first invalid.
 - If all are valid, pick a replacement policy
 - rule for which block gets "cached out" on a miss.

EECS151/251A L24 DECODERS

Nikolić Fall 202

31 Berkeley @@\$@

31

Block Replacement Policy: LRU

- LRU (Least Recently Used)
 - Idea: cache out block which has been accessed (read or write) least recently
 - Pro: temporal locality -> recent past use implies likely future use: in fact, this is a very effective policy
 - Con: with 2-way set assoc, easy to keep track (one LRU bit); with 4-way or greater, requires more complicated hardware and more time to keep track of this

EECS151/251A L24 DECODERS

Nikolić Fall 2021

32 Berkeley © SO

