# **EECS151: Introduction to Digital Design and ICs**

# Lecture 14 - Gate Delays

# **Bora Nikolić**

#### Moore's Law Could Ride EUV for 10 More Years

September 30, 2021, EETimes - ASML plans to introduce new extreme ultraviolet (EUV) lithography equipment that will extend the longevity of Moore's Law for at least ten years, according to executives at the world's only supplier of the tools, which are crudal for the world's most advanced silicon.

Starting in the first half of 2023, the company plans to offer outsomers equipment that takes EUV numerical operture (NA) higher to 0.55 NA from the existing 0.3 NA. The company believes that the new equipment will help chip makers reach process nodes well beyond the current threshold [2min] for at least another 10 years, according to x5NM vice predicted Tean van Cogly, in an interview with EE



Berkeley @000

#### Review

- CMOS allows for convenient switch level abstraction
- CMOS pull-up and pull-down networks are complementary
  - Graph models for CMOS gates
- Transistor sizing affects gate performance






#### **CMOS Sizing**

Berkeley ⊚000

#### Transistor Sizing

• Impact of Wp/Wn on VTC



- $\bullet$  In the past, Wp > Wn (see Rabaey,  $2^{nd}$  ed)
- In modern processes (finFET), Wp = Wn
- Weak dependence on Wp/Wn

Berkeley @000



**CMOS Delay** 

Berkeley ©000

# Capacitances

Gate (G) Drain (D)




- C<sub>in</sub> is largely set by the gate cap
  - ~WL
  - $2xW = 2xC_{in}$
  - It is non-linear, but we will ignore that
- C<sub>p</sub> is largely set by the drain cap
  - ~W (drain area/perimeter)
  - 2xW = 2xC<sub>p</sub>

 $\mathsf{C}_{\mathsf{p}} = \gamma \mathsf{C}_{\mathsf{in}}$ 

# Berkeley @000

#### **Gate Sizing**

• Doubling the gate size (by doubling Ws):




- Doubles C<sub>in</sub>
- Halves equivalent gate resistance
- Doubles C<sub>p</sub>





#### Inverter Delay

• How to time this?



 $^{\bullet}$  Each gate has an  $\rm R_{\rm eq}$  and drives  $\rm C_{\rm in}$  of the next gate







Berkeley @000


EECS151 L13 DELAY

Berkeley @000



# Quiz: Inverter Delay • If we double the load capacitance, assuming the default Vout shown in blue, which of the following waveforms shows the new Vout? Sizing CMOS Gates Berkeley @000 Berkeley @000 Other Gates, NOR2, NAND3 Sizing for equal output resistance $^{ullet}$ In velocity-saturated devices lon of a stack is 2/3 (not a half) of two devices • So the correct upsizing factor is 1.5 (not 2) • We will use 2, as it makes calculations easier Berkeley @000 EECS151 L13 DELAY Berkeley @000 Stack Ordering Administrivia





•  $t_p = R_{eq}C_{in}(1+C_L/C_{in}) = \tau_{INV}(1+f)$ 

• Normalized Delay = 1 + f

Propagation delay is proportional to fanout

 $Fanout = f = C_L/C_{ir}$ 

#### Generalizing to Arbitrary Gates


- Delay has two components: d = f + p
- f: effort delay = gh (a.k.a. stage effort)
  - Again has two components
- g: logical effort
  - Measures relative ability of gate to deliver current
  - g = 1 for inverter
- h: electrical effort =  $C_{out} / C_{in}$ 
  - Ratio of output to input capacitance
  - Sometimes called fanout
- p: parasitic delay
  - Represents delay of gate driving no load
  - Set by internal parasitic capacitance

EECS151 L13 DELA

Nikolić Fall 2021

25 Berkeley @000

#### Inverter Delay





- Parasitic p is the ratio of intrinsic capacitance to an inverter
  - p(inverter) =
- Logical Effort g is the ratio of input capacitance to an inverter
  - g(inverter) =
- Electrical Effort h is the ratio of the load capacitance to the input capacitance
  - h(inverter) =
- Delay = p + f = p + g \* h = 1 + f

F 9 .. . .





#### NAND2 Gate





Logical Effort of NAND2 Gate







- So the correct upsizing factor is 1.5 (not 2)
- We will use 2, as it makes calculations easier

EECS151 L13 DELAY




EECS151 L13 DELAY


Nikolić Fall 2021 27

Berkeley @000


29 Berkeley ©000

#### NOR2 Gate





Example: Inverter Chain



Logical Effort: g =

Electrical Effort: h =

Parasitic Delay: p =

Stage Delay: d =


EECS151 L13 DELAY

Total Delay: d\_total =

#### Nikolić Fall 2021



#### Example: Inverter Chain



Logical Effort: g = 1

Electrical Effort: h = 1

Parasitic Delay: p = 1

Stage Delay: d = 2


EECS151 L13 DELAY

Total Delay:  $d_{total} = 2*N$ 

HE Fall 2021 31 Berkeley © 0 9 0

#### Example: FO4 Inverter

• Estimate the delay of a fanout-of-4 (FO4) inverter



Logical Effort: g =

Electrical Effort: h =

Parasitic Delay: p =


Stage Delay: d =

EECS15



#### Example: FO4 Inverter

Estimate the delay of a fanout-of-4 (FO4) inverter



Logical Effort: g = 1

h = 4 Electrical Effort:

Parasitic Delay: p = 1

Stage Delay: d = 5

S151 L13 DELAY

#### Multi-stage Logic Networks

- · Logical effort generalizes to multistage networks
- Path Logical Effort


$$G = \prod g_i$$

• Path Electrical Effort

$$H = \frac{C_{\text{out-path}}}{C_{\text{in-path}}}$$

• Path Effort

$$F = \prod f_i = \prod g_i h_i$$





#### **Branching Effect**

$$b = \frac{C_{\text{on path}} + C_{\text{off path}}}{C_{\text{on path}}} \qquad B = \prod b$$


$$GH = 18$$

$$h_1 = (15 + 15) / 5 = 6$$

$$h_2 = 90 / 15 = 6$$

$$B = 2$$

$$F = g_1g_2h_1h_2 = 36 = BGH$$



NB2816 Fall 2021 ley @090

35 Berkeley ⊚090

# **Designing Fast Circuits**

$$D = \sum d_i = D_F + P$$

• Delay is smallest when each stage bears same effort

$$\hat{f} = g_i h_i = F^{\frac{1}{N}}$$

• Thus minimum delay of N stage path is

$$D = NF^{\frac{1}{N}} + P$$

- This is a key result of logical effort
  - Find fastest possible delay
  - Doesn't require calculating gate sizes




#### Example: Best Number of Stages

- How many stages should a path use?
  - Minimizing number of stages is not always fastest
- Example: drive 64-bit datapath with unit inverter

$$D = NF^{1/N} + P$$
$$= N(64)^{1/N} + N$$






Berkeley @000

#### Example: Best Number of Stages


- How many stages should a path use?
  - Minimizing number of stages is not always fastest
- Example: drive 64-bit datapath with unit inverter

$$D = NF^{1/N} + P$$
$$= N(64)^{1/N} + N$$



#### **Best Stage Effort**

- How many stages should a path use?
  - To drive given capacitance



• Define best stage effort

EECS151 L13 DELAY

- Neglecting parasitics ( $p_{inv} = 0$ ),  $\overline{w}e^{F}$  find  $\rho = e = 2.718$
- For  $p_{inv} = 1$ , solve numerically for  $\rho = 3.59$
- Choose 4 less stages, less energy

## Logical Efforts Method

$$F = GBH$$

$$N = \log_4 F$$

$$D=NF^{\frac{1}{N}}+P$$

$$\hat{f} = F^{\frac{1}{N}}$$

$$C_{in_i} = \frac{g_i C_{out_i}}{\hat{f}}$$

## Summary

- Delay is a linear function of R and C
- Delay optimization is critical to improve the frequency of the circuit.
- $\ensuremath{^{\bullet}}$  The dimensions of a transistor affect its capacitance and resistance.
- $^{\bullet}$  We use RC delay model to describe the delay of a circuit.
- Two delay components:
  - Parasitic delay (p)
  - Effort delay (F)
    - Logical effort (g): intrinsic complexity of the gate
    - Electrical effort (h): load capacitance dependent

Berkeley ©000

