EECS151: Introduction to Digital Design and ICs

Lecture 8 – RISC-V ISA

Bora Nikolić


September 21, 2021, EET Asia

RISC-V to Shake Up \$8.6B Semiconductor IP Market

RISC-V is now a rising star in the industry, largely due to its open-source advantage, better power consumption performance promise, reliable security functions and lower political risk impact yet.



RISC-V Penetration Rate by 2025





Advantages RISC-V offers




https://www.eetasia.com/risc-v-to-shake-up-8-6b-semiconductor-ip-market/



Review

- Finite state machines: Common example of sequential logic
 - Moore's machine: Output depends only on the current state
 - Mealy's machine: Output depends on the current state and the input
- Large state machines can be factored
- Common Verilog patterns for FSMs
- Common job interview questions



Building a RISC-V Processor

3 Berkeley © SO BY NC SA

Berkeley RISC-V ISA

www.riscv.org

- An open, license-free ISA
 - Runs GCC, LLVM, Linux distributions, ...
 - RV32, RV64, and RV128 variants for 32b, 64b, and 128b address spaces
- Originally developed for teaching classes at Berkeley, now widely adopted
- Base ISA only \sim 40 integer instructions
- Extensions provide full general-purpose ISA, including IEEE-754/2008 floating-point
- Designed for extension, customization
- Developed at UC Berkeley, now maintained by RISC-V Foundation
- Open and commercial implementations
- RISC-V ISA, datapath, and control covered in CS61C; summarized here




Nikolić, Fall 202




RISC-V Processor Design

Spec: Unprivileged ISA, RV32I (and a look at RV64I)



- Tests provided as a part of the project
- Architecture: Single-cycle and pipelined in-order processor
 - Expanded from CS61C

One-Instruction-Per-Cycle RISC-V Machine



- On every tick of the clock, the computer executes one instruction
- Current state outputs drive the inputs to the combinational logic, whose outputs settles at the values of the state before the next clock edge
- At the rising clock edge, all the state elements are updated with the combinational logic outputs, and execution moves to the next clock cycle

Berkeley © S UNIVERSITY OF CALIFORNIA

State Required by RV32I ISA

Each instruction reads and updates this state during execution:

- Registers (x0..x31)
 - Register file (regfile) Reg holds 32 registers x 32 bits/register: Reg[0]..Reg[31]
 - First register read specified by rs1 field in instruction
 - Second register read specified by rs2 field in instruction
 - Write register (destination) specified by rd field in instruction
 - x0 is always 0 (writes to Reg[0] are ignored)
- Program counter (PC)
 - Holds address of current instruction
- Memory (MEM)
 - Holds both instructions & data, in one 32-bit byte-addressed memory space
 - We'll use separate memories for instructions (IMEM) and data (DMEM)
 - These are placeholders for instruction and data caches
 - Instructions are read (fetched) from instruction memory
 - Load/store instructions access data memory

Stages of the Datapath: Overview


- Problem: A single, "monolithic" CL block that "executes an instruction" (performs all necessary operations beginning with fetching the instruction and completing with the register access) is be too bulky and inefficient
- Solution: Break up the process of "executing an instruction" into stages, and then connect the stages to create the whole datapath
 - smaller stages are easier to design
 - easy to optimize (change) one stage without touching the others (modularity)

Five Stages of the Datapath

- Stage 1: Instruction Fetch (IF)
- Stage 2: Instruction Decode (ID)
- Stage 3: Execute (EX) ALU (Arithmetic-Logic Unit)
- Stage 4: Memory Access (MEM)
- Stage 5: Write Back to Register (WB)



Basic Phases of Instruction Execution




- 1. Instruction **Fetch**
- 2. Decode/ Register Read
- 3. Execute 4. Memory
- 5. Register Write

time

Clock

Datapath Components: Combinational

Combinational Elements




- Storage Elements + Clocking Methodology
- **Building Blocks**

Nikolić, Fall 2021

Datapath Elements: State and Sequencing (1/4)

Register




always @(posedge clk)
 if (wen) dataout <= datain;
endmodule</pre>

- Write Enable:
 - Negated (or deasserted) (0):
 Data Out will not change
 - Asserted (1): Data Out will become
 Data In on positive edge of clock

Berkeley UNIVERSITY OF CALIFORNIA

Datapath Elements: State and Sequencing (2/4)

- Register file (regfile, RF) consists of 32 registers:
 - Two 32-bit output busses: busA and busB
 - One 32-bit input bus: busW
 - x0 is wired to 0



- Register is selected by:
 - RA (number) selects the register to put on busA (data)
 - RB (number) selects the register to put on busB (data)
 - RW (number) selects the register to be written via busW (data) when Write Enable is 1
- Clock input (clk)
 - Clk input is a factor ONLY during write operation
 - During read operation, behaves as a combinational logic block:
 - RA or RB valid ⇒ busA or busB valid after "access time."

Datapath Elements: State and Sequencing (3/4)

RW RA

Reg file in Verilog

```
Write Enable
                                             busA
module rv32i regs (
                            busW.
                                    32 x 32-bit
   input clk, wen,
                              32
                                     Registers
   input [4:0] rw,
                                             busB
                            Clk
   input [4:0] ra,
   input [4:0] rb,
   input [31:0] busw,
   output [31:0] busa,
   output [31:0] busb
);
   reg [31:0] regs [0:30];
    always @ (posedge clk)
       if (wen) regs[rw] <= busw;</pre>
    assign busa = (ra == 5'd0) ? 32'd0: regs[ra];
    assign busb = (rb == 5'd0) ? 32'd0: regs[rb];
endmodule
                                               x0 is zero
```


How does RV64I register file look like?

XLEN-1		(
	x0 / zero	
	x1	
	x2	
	x3	
	x4	
	x5	
	x6	
	x7	
	x8	
	x9	
	x10	
	x11	
	x12	
	x13	
	x14	
	x15	
	x16	
	x17	
	x18	
	x19	
	x20	
	x21	
	x22	
	x23	
	x24	
	x25	
	x26	
	x27	
	x28	
	x29	
	x30	
	x31	
	XLEN	
XLEN-1		(

XLEN

Datapath Elements: State and Sequencing (4/4)

- "Magic" memory
 - One input bus: Data In
 - One output bus: Data Out
- Memory word is found by:
 - For Read: Address selects the word to put on Data Out
 - For Write: Set Write Enable = 1: address selects the memory word to be written via the Data In bus
- Clock input (CLK)
 - CLK input is a factor ONLY during write operation
 - During read operation, behaves as a combinational logic block:
 Address valid ⇒ Data Out valid after "access time"
- Real memory later in the class



Review: Complete RV32I ISA

Open		Reference Card	d		
	В	ase Integer Instructions: RV	/32		
Category Name	Fmt	RV32I Base	Category Name	Fmt	RV32I Base
Class Class I to I a I		CII I I O			ID 1 1 .
Shifts Shift Left Logical	R	SLL rd,rs1,rs2	Loads Load Byte	-	LB rd,rs1,imm
Shift Left Log. Imn		SLLI rd,rs1,shamt	Load Halfword	-	LH rd,rs1,imm
Shift Right Logico		SRL rd,rs1,rs2	Load Byte Unsigned	!	LBU rd,rs1,imm
Shift Right Log. Imn		SRLI rd,rs1,shamt	Load Half Unsigned	!	LHU rd,rs1,imm
Shift Right Arithmet	c R	SRA rd,rs1,rs2	Load Word	ļ	LW rd,rs1,imm
Shift Right Arith. Imn	n. l	SRAI rd,rs1,shamt	Stores Store Byte	S	SB rs1,rs2,imm
Arithmetic ADD	R	ADD rd,rs1,rs2	Store Halfword	S	SH rs1,rs2,imm
ADD Immediat	e l	ADDI rd,rs1,imm	Store Word	S	SW rs1,rs2,imm
SUBtrac	t R	SUB rd,rs1,rs2	Branches Branch =	В	BEQ rs1,rs2,imm
Load Upper Imi	n U	LUI rd,imm	Branch ≠	В	BNE rs1,rs2,imm
Add Upper Imm to P	U	AUIPC rd,imm	Branch <	В	BLT rs1,rs2,imm
Logical XOR	R	XOR rd,rs1,rs2	Branch ≥	В	BGE rs1,rs2,imm
XOR Immediat	e l	XORI rd,rs1,imm	Branch < Unsigned	В	BLTU rs1,rs2,imm
OF	R	OR rd,rs1,rs2	Branch ≥ Unsigned	В	BGEU rs1,rs2,imm
OR Immediat	e l	ORI rd,rs1,imm	Jump & Link J&L	J	JAL rd,imm
AN	R	AND rd,rs1,rs2	Jump & Link Register	- 1	JALR rd,rs1,imm
AND Immediat	e l	ANDI rd,rs1,imm			
Compare Set <	R	SLT rd,rs1,rs2	Synch Synch thread	I	FENCE
Set < Immediat	e l	SLTI rd,rs1,imm			
Set < Unsigne	d R	SLTU rd,rs1,rs2	Environment CALL	ı	ECALL
Set < Imm Unsigne		SLTIU rd,rs1,imm	BREAK	ı	EBREAK

Need datapath and control to implement these instructions

- 1) We should use the main ALU to compute PC=PC+4 in order to save some gates
- 2) The ALU is a sequential element
- 3) Program counter is a register

www.yellkey.com/picture

123
FFF
FFT
FTF
TFF
TFT
TTF




R-Format Instructions: Datapath

EECS151 L08 RISC-V Nikolić, Fall 2021

Summary of RISC-V Instruction Formats


31 30 25	24 21 20	19 15	14 12	2 11 8 7	6	<u>o</u>
funct7	rs2	rs1	funct3	rd	opcode	R-type
imm[1:	L:0]	rs1	funct3	rd	opcode	l-type
imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode	S-type
imm[12 10:5]	rs2	rs1	funct3	imm[4:1 11]	opcode	B-type
	imm[3	rd	opcode	U-type		
imm[20 10:	1 11]]	imm[19:12]	rd	opcode	J-type

R-Format Instruction Layout



- 32-bit instruction word divided into six fields of varying numbers of bits each: 7+5+5+3+5+7=32
- Examples
 - opcode is a 7-bit field that lives in bits 6-0 of the instruction
 - rs2 is a 5-bit field that lives in bits 24-20 of the instruction

R-Format Instructions opcode/funct fields




- opcode: partially specifies what instruction it is
 - Note: This field is equal to 0110011_{two} for all R-Format register-register arithmetic instructions
- funct7+funct3: combined with opcode, these two fields describe what operation to perform
- Question: You have been professing simplicity, so why aren't opcode and funct7 and funct3 a single 17-bit field?
 - Simpler implementation is more important than simpler spec

Berkeley @@@

Nikolić, Fall 2021 21 Berkele

R-Format Instructions register specifiers



- rs1 (Source Register #1): specifies register containing first operand
- rs2: specifies second register operand
- rd (Destination Register): specifies register which will receive result of computation
- Each register field holds a 5-bit unsigned integer (0-31) corresponding to a register number (x0-x31)

R-Format Example

RISC-V Assembly Instruction:

add x18,x19,x10

	31	25 2	4 20	19	15 14	12	11	76	0
	funct7		rs2	rs1	fu	nct3	rd	opcod	le
ĺ	7		5	5		3	5	7	

000000	01010	10011	000	10010	0110011
--------	-------	-------	-----	-------	---------

add rs2=10 rs1=19

add

rd=18

Reg-Reg OP

EECS151 L08 RISC-V Nikolić, Fall 2021 23

Implementing the add instruction


31	25 24	20	19	15 14	12	11	76	0
funct7		rs2	rs1	fu	nct3	rd	opcod	е
7		5	5		3	5	7	


000000	rs2	rs1	000	rd	0110011
add	rs2	rs1	add	rd	Rea-Rea

add rd, rs1, rs2

- Instruction makes two changes to machine's state:
 - Reg[rd] = Reg[rs1] + Reg[rs2]
 - \bullet PC = PC + 4

Datapath for add






Implementing the sub instruction

31 25	24 20	19 15	14 12	11	76)
0000000	rs2	rs1	000	rd	0110011	ad
0100000	rs2	rs1	000	rd	0110011	sul

sub rd, rs1, rs2

- Almost the same as add, except now have to subtract operands instead of adding them
- inst[30] selects between add and subtract

Datapath for add/sub



Berkeley @08

Implementing other R-Format instructions

000000	rs2	rs1	000	rd	0110011
0100000	rs2	rs1	000	rd	0110011
0000000	rs2	rs1	001	rd	0110011
0000000	rs2	rs1	010	rd	0110011
0000000	rs2	rs1	011	rd	0110011
000000	rs2	rs1	100	rd	0110011
000000	rs2	rs1	101	rd	0110011
0100000	rs2	rs1	101	rd	0110011
0000000	rs2	rs1	110	rd	0110011
000000	rs2	rs1	111	rd	0110011

All implemented by decoding funct3 and funct7 fields and selecting
 appropriate ALU function

sll slt sltu xor srl sra or and

add

sub

29 Berkeley @080

Administrivia

- Homework 3 is due next Monday
 - Homework 4 will be posted this week, due before midterm 1
- Lab 4 this week
- Lab 5 next week
- Midterm 1 on October 7, 7-8:30pm

Nikolić, Fall 2021



I-Format Instructions: Datapath

Berkeley © \$0

By NC SA

Nikolić, Fall 2021

Instruction Encoding

- Instructions are encoded to simplify logic
 - sub and sra differ in Inst[30] from add and srl
- RV64I widens registers (XLEN=64)
- Additional instructions manipulate 32-bit values, identified by a suffix W
 - ADDW, SUBW
 - RV64I opcode field for 'W' instructions is 0111011 (0110011 for RV32I)

-						<u>. </u>
	0000000	rs2	rs1	000	rd	0110011
	0000000	rs2	rs1	000	rd	0111011

addwadd

32b

64b



I-Format Instruction Layout

31	25 24	20	19	15 14	12	2 11	76	0
funct	Eihm [11:	0 ‡ s2	rs1	. f	unct3	rd	opcod	ie
7	12	5	5		3	5	7	

- Only one field is different from R-format, rs2 and funct7 replaced by 12-bit signed immediate, imm[11:0]
- Remaining fields (rs1, funct3, rd, opcode) same as before
- imm[11:0] can hold values in range $[-2048_{ten}, +2047_{ten}]$
- Immediate is always sign-extended to 32-bits before use in an arithmetic operation
- Other instructions handle immediates > 12 bits

All RV32 I-format Arithmetic Instructions

			_			
imm[1	1:0]	rs1	000	rd	0010011	addi
imm[1	imm[11:0]		010	rd	0010011	slti
imm[11:0] imm[11:0]		rs1	011	rd	0010011	slti
		rs1	100	rd	0010011	xori
imm[1	imm[11:0]		110	rd	0010011	ori
imm[1	1:0]	rs1	111	rd	0010011	andi
0000000	shamt	rs1	001	rd	0010011	slli
900000	shamt	rs1	101	rd	0010011	srli
01/00000	shamt	rs1	101	rd	0010011	srai

The same Inst[30] immediate bit is used to distinguish "shift right logical" (SRLI) from "shift right arithmetic" (SRAI)

"Shift-by-immediate" instructions only use lower 5 bits of the immediate value for shift amount (can only shift by 0-31 bit positions)

slti sltiu xori ori andi slli srli srai

Nikolić, Fall 2021 EECS151 L08 RISC-V

Implementing I-Format - addi instruction


• RISC-V Assembly Instruction – add immediate: addi x15,x1,-50

31		20 19	15	14 12	11	76	0
	imm[11:0]		rs1	funct3	rd	opcode	
	12		5	3	5	7	


	rs1=1	add		OP-Imm
111111001110	00001	000	01111	0010011

Berkeley 6 CALIFORNIA NO


Datapath for add/sub



Adding addi to Datapath




Adding addi to Datapath



Nikolić, Fall 2021

I-Format immediates

imm[31:0]



imm[31:0]

- High 12 bits of instruction (inst[31:20]) copied to low 12 bits of immediate (imm[11:0])
- Immediate is sign-extended by copying value of inst[31] to fill the upper 20 bits of the immediate value (imm[31:12])
- Sign extension often in critical path


inst[31:20]

lmm.

Gen

ImmSeI=I


R+I Datapath



Add lw to Datapath

RISC-V Assembly Instruction (I-type):

lw x14, 8(x2)



- The 12-bit signed immediate is added to the base address in register rs1 to form the memory address
 - This is very similar to the add-immediate operation but used to create address not to create final result
- The value loaded from memory is stored in register rd

Adding 1w to Datapath +4 -Add DataD Inst[11:7] AddrD Reg[rs1] addr Inst[19:15] **DataR** pc+4 inst DataA alu **AddrA** mem addr Reg[rs2] Inst[24:20] **ALU AddrB** DataB **IMEM DMEM** Reg[] Inst clk clk [31:20] Imm. Imm[31:0] Gen **Bsel ALUSel MemRW WBSel** RegWEn Inst[31:0] **ImmSel** =1 =Add =0 =Read =1 =1**Control logic**

All RV32 Load Instructions

imm[11:0]	rs1	000	rd	0000011
imm[11:0]	rs1	001	rd	0000011
imm[11:0]	rs1	010	rd	0000011
imm[11:0]	rs1	100	rd	0000011
imm[11:0]	rs1	101	rd	0000011

lb lw lbu

funct3 field encodes size and 'signedness' of load data

- Supporting the narrower loads requires additional logic to extract the correct byte/halfword from the value loaded from memory, and sign- or zero-extend the result to 32 bits before writing back to register file.
 - It is just a mux for load extend, similar to sign extension for immediates



S-Format Instructions: Datapath

Berkeley © \$0

By NC SA

Nikolić, Fall 2021

S-Format Used for Stores

31	25 24	20	19 15	14 1:	2 11 7	6	0
Imm [11:5	5]	rs2	rs1	funct3	imm[4:0]	opcode	
7		5	5	3	5	7	
offset[1	1:5]	src	base	width	offset[4:0)] STORE	


- Store needs to read two registers, rs1 for base memory address, and rs2 for data to be stored, as well immediate offset!
- Can't have both rs2 and immediate in same place as other instructions!
- Note that stores don't write a value to the register file, **no rd!**
- RISC-V design decision is move low 5 bits of immediate to where rd field was in other instructions – keep rs1/rs2 fields in same place
 - register names more critical than immediate bits in hardware design

Adding **sw** Instruction


sw: Reads two registers, rs1 for base memory address, and rs2 for data to be stored, as well immediate offset!

31 sw x14 25	8(x 2)	19 15	14 12	11 7	0	
Imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode	
7	5	5	3	5	7	
offset[11:5]	src	base	width	offset[4:0] STORE	
000000	01110	00010	010	01000	0100011	
offset[11:5] rs2=14 rs1=2 SW offset[4:0] STORE						
/o =0 =8						
	0000	000000 01000 combined 12-bit offset = 8				

Datapath with 1w



Adding **sw** to Datapath



All RV32 Store Instructions

Imm[11:5]	rs2	rs1	000	imm[4:0]	0100011
Imm[11:5]	rs2	rs1	001	imm[4:0]	0100011
Imm[11:5]	rs2	rs1	010	imm[4:0]	0100011


width

Store byte, halfword, word

sb

sh

I+S Immediate Generation



- Just need a 5-bit mux to select between two positions where low five bits of immediate can reside in instruction
- Other bits in immediate are wired to fixed positions in instruction

Berkeley @ 0 8

Summary

- RISC-V ISA
 - Open, with increasing adoption
- RISC-V processor
 - A large state machine
 - Datapath + control
 - Reviewed R-, I-, S-format instructions and corresponding datapath elements