**EECS 151/251A Homework 5**

Due Friday, October 15th, 2021

# Problem 1: Switch model

For the simple inverter shown below, the unrealistic PMOS and NMOS transistors made-up for this problem have on-resistances: RON,n = R, RON,p = 3R, and VTH,n = VTH, |VTH,p| = 2VTH. Sketch the voltage transfer characteristic for this gate. Assume the simple ON/OFF switch model for the transistors, and clearly annotate all the breakpoints in terms of VDD and VTH. Calculate the noise margins. Answer in terms of coefficients, VDD and VTH.

Diagram, schematic

Description automatically generated

0

1. What is VOH? \_\_\_\_\_\_\_\_
2. What is VOL? \_\_\_\_\_\_\_\_
3. What is VIH? \_\_\_\_\_\_\_\_\_
4. What is VIL? \_\_\_\_\_\_\_\_\_
5. What is NMH? \_\_\_\_\_\_\_\_\_
6. What is NML? \_\_\_\_\_\_\_\_\_
7. What is Vout when Vin reaches VTH? \_\_\_\_\_\_\_

Now assume a more realistic switch model to repeat the same questions from part 1. Your more realistic model (with values unrealistically made-up for this problem) includes the ROFF resistance. Let ROFF,n = 9R, ROFF,p = 5R. The rest of the parameters remain the same as before. Answer in terms of coefficients, VDD and VTH.

1. What is VOH? \_\_\_\_\_\_\_\_
2. What is VOL? \_\_\_\_\_\_\_\_
3. What is VIH? \_\_\_\_\_\_\_\_\_
4. What is VIL? \_\_\_\_\_\_\_\_\_
5. What is NMH? \_\_\_\_\_\_\_\_\_
6. What is NML? \_\_\_\_\_\_\_\_\_

# Problem 2: Static Complementary CMOS

Implement the logic function OUT = (AB + BC + DA + BD)’ using a complementary pull-up and pulldown network. Remember to properly size the gates for worst-case pull-up and pull-down delays equivalent to a minimum sized inverter. Our minimum sized inverter (made-up for the purposes of this problem, in modern technology minimum size is approx. equal for PMOS and NMOS) has PMOS with width 3 and NMOS with width 1 (RON,pmos = 3RON,nmos).

Diagram

Description automatically generated

1. What is the size of transistors marked by the following letters?

a \_\_\_\_\_\_\_

b \_\_\_\_\_\_\_

c \_\_\_\_\_\_\_

d \_\_\_\_\_\_\_

e \_\_\_\_\_\_\_

f \_\_\_\_\_\_\_

g \_\_\_\_\_\_\_

h \_\_\_\_\_\_\_

i \_\_\_\_\_\_\_

j \_\_\_\_\_\_\_

k \_\_\_\_\_\_\_

l \_\_\_\_\_\_\_

m \_\_\_\_\_\_\_

n \_\_\_\_\_\_\_\_

o \_\_\_\_\_\_\_\_

p \_\_\_\_\_\_\_\_

1. A friend proposes the following implementation of the function in subquestion (1).   
   Diagram, schematic

   Description automatically generated  
   Does this perform the same function as the gate from (1)? If it does, enter “-“ into the blank. If not, for which lines in the truth table is there discrepancy or uncertainty (enter as 1,2 if the first and second lines in the truth table are the answer)?

\_\_\_\_\_\_

1. Is the gate shown in (2) a static CMOS gate, (enter yes or no)?

\_\_\_\_\_

# Problem 3: CMOS Gate Simplification

Design a complex CMOS logic gate that implements the function below, without simplifying the expression. You can assume you have access to both regular and inverted versions of your inputs. Remember to properly size the gates for worst-case pull-up and pull-down delays equivalent to a minimum sized inverter. Recall that our minimum sized inverter has PMOS with width 1 and NMOS with width 1 (RON,pmos = RON,nmos).

f(A, B, C) = (A’B’C + AB’C’ + A’BC + A’B’C’ + B’C’)’

1. What is the area of the circuit (Note: Gate area can be estimated as the sum of all transistor widths): \_\_\_\_\_\_\_
2. Using boolean algebra rules, simplify the expression from (1) as far as possible. What is the resulting expression:
3. BC
4. A’C’ + BC’
5. A’C + B’C’
6. A’B’C + B’C’
7. Design a CMOS logic gate to implement the reduced function from (2). Size the transistors as usual. What is the new area: \_\_\_\_\_\_