# 國立中興大學電機系 2021 Fall

## 硬體描述語言設計 期中上機考試題目

Note:所有 testbench 為正確不需修改。

#### Q1. (50) Program debug

以下為一 ALU 的設計,請修改以下的(Q1,V code),使其可以正常 compile,並使用 Testbench 進行模擬。

## Q1, V code

## Q1, Testbench

maximum score: 110

```
`timescale 1ns/10ps
                                                   `timescale 1ns/10ps
module alu(a, b, cmd, y, z, c);
                                                   module Q1_tb;
input [7:0] a, b;
                        /* input operands */
                                                   reg [7:0] data_a, data_b;
input [1:0] cmd;
                        /* ALU command */
                                                   reg [2:0] command;
                        /* ALU output */
output [7:0] y;
                                                   wire [7:0] yout;
output c;
                        /* carry out */
                                                   wire z_flag, c_flag;
                         /* zero flag */
output z;
                                                   alu
reg [1:0] cmd;
                                                   u1(.a(data_a), .b(data_b), .cmd(command), .y(yout), .z(z_flag),
reg [7:0] y;
                                                   .c(c_flag));
reg carry;
                                                   initial begin
always @(a or b)begin
                                                      command = 2'b00;
                                                      data_a = 8'hA3;
  case (cmd)
     2'b00: \{carry, y\} = a + b;
                                                      data_b = 8'h65;
     2'b01: {carry, y} = {1'b0, a - b};
                                                   #10 \text{ command} = 2'b01;
     2'b10: {carry, y} = {1'b0, a \parallel b};
                                                   #10 \text{ command} = 2'b10;
     2'b11: \{carry, y\} = \{1'b0, a \& b\};
                                                      data_a = 8'hF0;
     default: \{carry, y\} = 9'd0;
                                                      data_b = 8'h0E;
  endcase;
                                                   #10 \text{ command} = 2'b11;
end;
                                                   #10
                                                   $finish;
assign carry = c;
                                                   end
assign z = (y == 0) ? 1'b1 : 1'b0;
                                                   endmodule
endmodule
```

## 國立中興大學電機系 2021 Fall

## 硬體描述語言設計 期中上機考試題目

#### Q2. (35) universal counter design

Design a universal synchronous 4-bit counter with the following features

### Q2, V code

# `timescale 1ns/10ps module universal counter(data, load, incr, pause, clk, count); input [3:0] data; /\* set initial value of the counter \*/ input load; /\* if load = 1, count[3:0] is set to data[3:0] the positive edge of the clock \*/ input incr; /\* up counting if incr = 1, down counting if incr = 0 \*/ input pause; /\* counting suspended when pause = 1 \*/ input clk; output [3:0] count; /\* counter output \*/ reg [3:0] count = 4'b0000; /\* register type variable and set initial value \*/ /\* priority of control signals: load > pause \*/ /\* Counter operates at the positiv edges of the clock \*/

### Q2, Testbench

```
`timescale 1ns/10ps
module stimulus_counter;
reg [3:0] data;
reg clock;
reg load, incr, pause;
wire counter;
universal_counter unit1(data, load, incr, pause, clock, counter);
initial
clock = 1'b0;
always #5 clock = ~clock; /* Clock period is 10 time units*/
initial begin
  data = 4'b1100:
  load = 1'b0:
        incr = 1'b1;
        pause = 1'b0;
#50
        load = 1'b1;
#10
        load = 1'b0;
#50 incr = 1'b0;
#30 \text{ pause} = 1\text{'b1};
#20 load = 1'b1;
  data = 4'b0111;
#10 \text{ pause} = 1'b0;
  load = 1'b0;
#30
$finish;
end
endmodule
```


maximum score: 110

# 國立中興大學電機系 2021 Fall

## 硬體描述語言設計 期中上機考試題目

### Q3. (25) Program coding

Write a Verilog code to describe the pipelined function unit shown below



#### `timescale 1ns/10ps

module pipeline (clk, op1, op2, out);

input clk;

input [7:0] op1, op2;

output [15:0] out;

wire [15:0] out;  $\ \ /*$  DO NOT change it to reg type  $\ \ ^*/$ 

/\* set initial value of all registers to 0 \*/

/\* all registers are positive edge triggered \*/

endmodule

```
module pipelined_test;
reg [7:0] data1, data2;
reg clock;
wire [15:0] data_out;
pipeline tb1(clock, data1, data2, data_out);
initial
clock = 1'b0;
always #5 clock = \simclock;
                                /* Clock period is 10 time units*/
initial begin
  data1 = 8'h42; data2 = 8'h21;
  #10 data2 = 8'h42;
  #10 data1 = 8'hA0;
  #00 data2 = 8'h0A;
  #30 $finish;
end
endmodule
```

maximum score: 110