

Digital Integrated Circuits

#Homework 1 2025.03.05 (Due:03.14 13:20; in the class)

/* Using 32 nm CMOS devices with $V_{DD}=1\text{ V}$, $W_{min}=64\text{ nm}$, $L_{min}=32\text{ nm}$ with resolution of 1 nm ; there are three kinds of V_t : High V_t , medium V_t and low V_t CMOS*/

(1) Design a CMOS Schmitt trigger shown at Fig.1 using medium V_t such that $V_{out}=0.5 V_{DD}$ when $V^+ = 0.46\text{--}0.49 V_{DD}$, $V^- = 0.44\text{--}0.41 V_{DD}$ and both rising and falling ΔV are the same. Fig.2($V_{DD}=V_{CC}$) proposes an extra bias voltage V_B and extra transistors P4 and N4 to control the two threshold voltages V_L and V_H .

- Give the W/L of each device and V^+ , V^- (in table form) of the circuits at Fig.1/Fig.2. Discuss your design procedures to determine the size of each transistor. (60%)
- Run SPICE to verify your results. Your report must have the figures of VTC and I_{sc} (current from V_{dd} to GND) vs V_{in} (40%)




Fig.1 Schmitt Trigger circuit I




Fig.2 Schmitt Trigger circuit II