



Title		
Size	Number	Revision
A4		
Date:	10-15-2024	Sheet of
File:	C:\Users\...Main.SchDoc	Drawn By: Aleksa Bjelogrić




Title		
Size	Number	Revision
A4		
Date:	10-15-2024	Sheet of
File:	C:\Users\...FE.SchDoc	Drawn By: Aleksa Bjelogrić

To configure the device as specified in the first three rows above but *without* auto-configuring from internal ROM, wire devices pins as follows: TEST=1 and AC[2:0]=011, as described in section 5.2.



**3.3 + 1.8V operation w/ one input one output: 0.67W Expected
0.62W Measured**

Title		
Size A4	Number	Revision
Date:	10-15-2024	Sheet of
File:	C:\Users\...\PLL_SchDoc	Drawn By:



Title			
Size	Number	Revision	
A4	ADC.SchDoc	1	
Date:	10-15-2024	Sheet of	
File:	C:\Users\...\ADC.SchDoc	Drawn By:	Aleksa Bjelogrić




Table 2-1: 7 Series FPGA Configuration Modes

Configuration Mode	M[2:0]	Bus Width	CCLK Direction
Master SPI	001	x1, x2, x4	Output




Table 2-6: Spartan-7, Artix-7 and Kintex-7 FPGA Configuration Mode, Compatible Voltages, and CFGBVS Connection


Configuration Mode	Banks Used	Configuration Interface I/O Voltage	HR Bank 0 V _{CCIO_0}	HR Bank 14 V _{CCIO_14}	HR Bank 15 V _{CCIO_15}	CFGBVS
JTAG (only)	0	3.3V	3.3V	Any	Any	VCCO_0
		2.5V	2.5V	Any	Any	VCCO_0
		1.8V	1.8V	Any	Any	GND
		1.5V	1.5V	Any	Any	GND
Serial, SPI, or SelectMAP	0, 14 ⁽¹⁾	3.3V	3.3V	3.3V	Any	VCCO_0
		2.5V	2.5V	2.5V	Any	VCCO_0
		1.8V	1.8V	1.8V	Any	GND
		1.5V	1.5V	1.5V	Any	GND
BPI ⁽²⁾	0, 14, 15	3.3V	3.3V	3.3V	3.3V	VCCO_0
		2.5V	2.5V	2.5V	2.5V	VCCO_0
		1.8V	1.8V	1.8V	1.8V	GND
		1.5V	1.5V	1.5V	1.5V	GND

Notes:

1. RS[1:0] for MultiFoot or FallBack are in bank 15 but are typically only used in BPI mode and not supported in SPI mode.

2. BPI mode is not available in the Spartan-7 family.

Title		
Size	Number	Revision
A4		
Date:	10-15-2024	Sheet of
File:	C:\Users\...\FPGA_CFG.SchDoc	Drawn By:



Title		
Size	Number	Revision
A4		
Date:	10-15-2024	Sheet of
File:	C:\Users\...\FPGA_MGT.SchDoc	Drawn By:

1





2

3

4

Package	Device	VCCINT						VCCBRAM				VCCAUX			VCCO Bank 0	VCCO all other Banks (per Bank)		
		680 μ F	330 μ F	100 μ F	47 μ F	4.7 μ F	0.47 μ F	100 μ F	47 μ F	4.7 μ F	0.47 μ F	47 μ F	4.7 μ F	0.47 μ F	47 μ F	47 μ F or 100 μ F ⁽³⁾	4.7 μ F	0.47 μ F
CSG325	XC7A35T XA7A35T	0	0	1	0	2	3	0	1	0	1	1	2	3	1	1	2	4

3. One 47 μ F or 100 μ F capacitor is required for up to four VCCO banks when powered by the same voltage.



Capacitor	Package Pins			Value
	MGTAVCC	MGTAVTT	GND	
Cap1	F3	F4		0.1 μ F
Cap2		A1		
Cap3	B4	B3		
Cap4	F5	F6		

Qty/Power Supply Group		Capacitance (μ F)	Tolerance	Type
MGTAVCC	MGTAVTT			
1	1	4.7	10%	Ceramic
2	2	0.1	10%	Ceramic

Title		
Size	Number	Revision
A4		
Date:	10-15-2024	Sheet of
File:	C:\Users\...\FPGA_PWR.SchDoc	Drawn By:




1

2



3

4



The recommended power-on sequence is VCCINT, VCCBRAM, VCCAUX, and VCCO
1V,1V,1.8V,1.35V and 3.3V



3V3: 0.927A (3.06W) for 3V relays








The recommended power-on sequence to achieve minimum current draw for the GTP transceivers is VCCINT, VMGTAVCC, VMGTAVTT
1V,1V,1.2V



Title		
Size	Number	Revision
A4		
Date:	10-15-2024	Sheet of
File:	C:\Users\...\FPGA_REG.SchDoc	Drawn By:

- Nominal values used, dimensions in mm
- The mounting holes and keep-out areas around them are only required when the I/O bracket is mounted on the card directly
- Component height rule and clearance rule derived from PCI_Express_CEM_r2.0.pdf, Page 84.
- Stackup is not specified in PCI_Express_CEM_r2.0.pdf, nor implemented in this template.

Title **ThunderScope 1000E**Size: **A4**

Number:*

Revision:1


Date: 2024-10-15

Time: 2:05:12 AM

Sheet 12 of *

File: C:\Users\Aleksa\Documents\Altium\Thunderscope_Rev5\Managed\Sheets\FC1D1A13-1D8D-4C53-8666-9A4B6D32A5EC





Title		
Size	Number	Revision
A4		
Date:	10-15-2024	Sheet of
File:	C:\Users\...\M2_KEY_M.SchDoc	Drawn By:

