


| Title |                       |                            |
|-------|-----------------------|----------------------------|
| Size  | Number                | Revision                   |
| A4    |                       |                            |
| Date: | 10-15-2024            | Sheet of                   |
| File: | C:\Users\...FE.SchDoc | Drawn By: Aleksa Bjelogrić |

| IF1 | IF0 | Processor Interface                                 | Configuration Memory to Use |
|-----|-----|---|-----------------------------|
| 0   | 0   | I <sup>2</sup> C, slave address 11101 00            | Internal ROM                |
| 0   | 1   | I <sup>2</sup> C, slave address 11101 01            | Internal ROM                |
| 1   | 0   | SPI Slave   | Internal ROM                |
| 1   | 1   | SPI Master during auto-configuration then SPI Slave | External SPI EEPROM         |

To configure the device as specified in the first three rows above but *without* auto-configuring from internal ROM, wire devices pins as follows: TEST=1 and AC[2:0]=011, as described in section 5.2.

| AC2 | AC1 | AC0 | Auto Configuration |
|-----|-----|-----|--------------------|
| 0   | 0   | 0   | Configuration 0    |
| 0   | 0   | 1   | Configuration 1    |
| 0   | 1   | 0   | Configuration 2    |
| 0   | 1   | 1   | Configuration 3    |
| 1   | 0   | 0   | Configuration 4    |
| 1   | 0   | 1   | Configuration 5    |
| 1   | 1   | 0   | Configuration 6    |
| 1   | 1   | 1   | Configuration 7    |



| Title |                         |           |
|-------|-------------------------|-----------|
| Size  | Number                  | Revision  |
| A4    |                         |           |
| Date: | 10-15-2024              | Sheet of  |
| File: | C:\Users\...\PLL.SchDoc | Drawn By: |













Table 2-1: 7 Series FPGA Configuration Modes

| Configuration Mode | M[2:0] | Bus Width  | CCLK Direction |
|--------------------|--------|------------|----------------|
| Master SPI         | 001    | x1, x2, x4 | Output         |




**Table 2-6: Spartan-7, Artix-7 and Kintex-7 FPGA Configuration Mode, Compatible Voltages, and CFGBVS Connection**

| Configuration Mode        | Banks Used           | Configuration Interface I/O Voltage | HR Bank 0 VCC0 | HR Bank 14 VCC0 | HR Bank 15 VCC0 | CFGVB |
|---------------------------|----------------------|-------------------------------------|----------------|-----------------|-----------------|-------|
| JTAG (only)               | 0                    | 3.3V                                | 3.3V           | Any             | Any             | VCC0  |
|                           |                      | 2.5V                                | 2.5V           | Any             | Any             | VCC0  |
|                           |                      | 1.8V                                | 1.8V           | Any             | Any             | GND   |
|                           |                      | 1.5V                                | 1.5V           | Any             | Any             | GND   |
| Serial, SPI, or SelectMAP | 0, 14 <sup>(1)</sup> | 3.3V                                | 3.3V           | 3.3V            | Any             | VCC0  |
|                           |                      | 2.5V                                | 2.5V           | 2.5V            | Any             | VCC0  |
|                           |                      | 1.8V                                | 1.8V           | 1.8V            | Any             | GND   |
|                           |                      | 1.5V                                | 1.5V           | 1.5V            | Any             | GND   |
| HPI <sup>(2)</sup>        | 0, 14, 15            | 3.3V                                | 3.3V           | 3.3V            | 3.3V            | VCC0  |
|                           |                      | 2.5V                                | 2.5V           | 2.5V            | 2.5V            | VCC0  |
|                           |                      | 1.8V                                | 1.8V           | 1.8V            | 1.8V            | GND   |
|                           |                      | 1.5V                                | 1.5V           | 1.5V            | 1.5V            | GND   |

**Notes:**

1. RS[1:0] for MultiBoot or Fallback are in bank 15 but are typically only used in BPI mode and not supported in SPI mode.
2. BPI mode is not available in the Spartan-7 family.

|            |                              |           |
|------------|------------------------------|-----------|
| Title      |                              |           |
| Size<br>A4 | Number                       | Revision  |
| Date:      | 10-15-2024                   | Sheet of  |
| File:      | C:\Users\...\FPGA_CFG.SchDoc | Drawn By: |



|       |                              |           |
|-------|------------------------------|-----------|
| Title |                              |           |
| Size  | Number                       | Revision  |
| A4    |                              |           |
| Date: | 10-15-2024                   | Sheet of  |
| File: | C:\Users\...\FPGA_MGT.SchDoc | Drawn By: |

1




2

3

4

| Package | Device             | VCCINT      |             |             |            |             |              | VCCBRAM     |            |             |              |            |             | VCCAUX       |            |   |             |              |              | VCCO Bank 0 | VCCO all other Banks (per Bank) |  |  |  |
|---------|--------------------|-------------|-------------|-------------|------------|-------------|--------------|-------------|------------|-------------|--------------|------------|-------------|--------------|------------|---|-------------|--------------|--------------|-------------|---------------------------------|--|--|--|
|         |                    | 680 $\mu$ F | 330 $\mu$ F | 100 $\mu$ F | 47 $\mu$ F | 4.7 $\mu$ F | 0.47 $\mu$ F | 100 $\mu$ F | 47 $\mu$ F | 4.7 $\mu$ F | 0.47 $\mu$ F | 47 $\mu$ F | 4.7 $\mu$ F | 0.47 $\mu$ F | 47 $\mu$ F | 4.7 $\mu$ F or 100 $\mu$ F <sup>(3)</sup> | 4.7 $\mu$ F | 0.47 $\mu$ F | 0.47 $\mu$ F |             |                                 |  |  |  |
| CSG325  | XC7A35T<br>XA7A35T | 0           | 0           | 1           | 0          | 2           | 3            | 0           | 1          | 0           | 1            | 1          | 2           | 3            | 1          | 1   | 2           | 4            |              |             |                                 |  |  |  |

3. One 47  $\mu$ F or 100  $\mu$ F capacitor is required for up to four VCCO banks when powered by the same voltage.



| Capacitor | Package Pins |         |     | Value       |
|-----------|--------------|---------|-----|-------------|
|           | MGTAVCC      | MGTAVTT | GND |             |
| Cap1      | F3           | F4      |     | 0.1 $\mu$ F |
| Cap2      | A1           |         |     |             |
| Cap3      | B4           | B3      |     |             |
| Cap4      | F5           | F6      |     |             |

| Qty/Power Supply Group |         | Capacitance ( $\mu$ F) | Tolerance | Type    |
|------------------------|---------|------------------------|-----------|---------|
| MGTAVCC                | MGTAVTT |                        |           |         |
| 1                      | 1       | 4.7                    | 10%       | Ceramic |
| 2                      | 2       | 0.1                    | 10%       | Ceramic |

| Title |                              |           |
|-------|------------------------------|-----------|
| Size  | Number                       | Revision  |
| A4    |                              |           |
| Date: | 10-15-2024                   | Sheet of  |
| File: | C:\Users\...\FPGA_PWR.SchDoc | Drawn By: |




1

2



3

4



The recommended power-on sequence is VCCINT, VCCBRAM, VCCAUX, and VCCO  
1V, 1V, 1.8V, 1.35V and 3.3V



3V3: 0.927A (3.06W) for 3V relays













The recommended power-on sequence to achieve minimum current draw for the GTP transceivers is VCCINT, VMGTAVCC, VMGTAVTT  
1V, 1V, 1.2V



| Title |                              |           |
|-------|------------------------------|-----------|
| Size  | Number                       | Revision  |
| A4    |                              |           |
| Date: | 10-15-2024                   | Sheet of  |
| File: | C:\Users\...\FPGA_REG.SchDoc | Drawn By: |

- Nominal values used, dimensions in mm  
- The mounting holes and keep-out areas around them are only required when the I/O bracket is mounted on the card directly  
- Component height rule and clearance rule derived from PCI\_Express\_CEM\_r2.0.pdf, Page 84.  
- Stackup is not specified in PCI\_Express\_CEM\_r2.0.pdf, nor implemented in this template.



**Main Board  
Custom Pinout**

| Title |                              |           |
|-------|------------------------------|-----------|
| Size  | Number                       | Revision  |
| A4    |                              |           |
| Date: | 10-15-2024                   | Sheet of  |
| File: | C:\Users\...\M2_KEY_M.SchDoc | Drawn By: |