





















01 MT7623N DRAM






02 MT7623N MSDC /PMIC Interface




03 MT7623N HIF /PCIe /MIPI /USB


Differential 100-ohm




MT7623N
MT7623N-FBGA485



CON4
NC/DIP2x7-200
DIP2x7-200




Differential 100-ohm









MT7623N
MT7623N-FBGA485

04 MT7623N ConnSYS/ WiFi







130514 TW Han modified for removing GPS co-clock

05 MT7623N HDMI



06 MT7623N RGMII /Baseband /I2S



2




3







08 MT6323L PMIC


Symbol	LPDDR2/1.2V	PCDDR3L/1.35V	PCDDR3/1.5V	LPDDR1/1.8V	Default
SPI_CSN	H	L (20K)	H	L (20K)	PD
AUD_MOSI	L	H (20K)	H (20K)	L	PH



Red _____ ISIN
Green _____ ISIN
Blue _____ ISIN



09 MT6323L PMIC VBAT IN



Thermal protection option 1: battery with NTC


```
(1) if battery NTC is 10kohm; R334=16.9K (+/-1%), R336=27K (+/-1%)
(2) if battery NTC is 47kohm; R334=61.9K (+/-1%), R336=100K (+/-1%)
```

Thermal protection option 2: battery without NTC


(1) Delete R334, R336
(2) Use R331, NTC301 for thermal protection

and the path need shielding with GND


1. Close to Battery Connector.
(Rsense (R313) <10mm)
2. Main path should be 40mil.
(VBUS -> U301's E, -> U301's C -> R312 -> VBAT)
3. Star connection from R312 to BAT Connector




	Battery mode	Non-Battery mode
Ua	STT818B	NI
Ub	SSM3K35MFV	NI
Re	0.2 ohm/1%	0 ohm
Rc	1K ohm/1%	NI
Rd	16.9K ohn/1%	NI
VR5, VR6	NI/EZJZ0V500AA	NI



10 PWR +5V/ +3V3/ Vcore



+5V_Pcie
(1)for JMC 5V reserved power
(2)back to 3.3V for high power
PA application
(3)back to 1.5V for client card



+3.3V_IC: 3.3V总电流测量测点
To MT7683 / MT7530







Table 1. Summary of PCI Express Power Supply Requirements

POWER RAIL	x1 CONNECTOR	x4/x8 CONNECTOR	x16 CONNECTOR
12V			
Supply Current	0.5A	2.1A	4.4A (Up to 5.5A)
Capacitive Load	300uF	1000uF	2000uF
3.3V			
Supply Current	3A	3A	3A
Capacitive Load	1000uF	1000uF	1000uF
3.3Vaux			
Supply Current	0.375A	0.375A	0.375A
Capacitive Load	150uF	150uF	150uF




Table 2. Summary of PCI Express Mini Card Supply Requirements

POWER RAIL	PRIMARY POWER	AUXILIARY POWER
3.3V		
Peak Supply Current	1A	—
1.5V		
Peak Supply Current	0.5A	—
3.3Vaux		
Peak Supply Current	0.33A	0.25A



Note: All values are maximums.

SINOVOIP CO.,LIMITED			
Design Name BPI-R2			
Size	Page Name PWR +5V/ +3V3/ Vcore		Rev 1.2
Date:	Monday, August 14, 2017	Sheet	10 of 22

11 PWR External LDO




Global Used 1.8V Power



12 Power Connection

1.15V VPROC (CPU)

Always ON




1.35V For DDR3L (DRAM+Controller) Always ON




1.0V Giga Core MT7530


Always ON



Always ON




PMIC MT6323L Power Management




1.15V VCore

Always ON




Always ON

AVDD18 Group



1.8V

Fix 3.3V



SINOVOIP CO.,LIMITED			
Design Name		BPI-R2	
Size	Page Name	Power Connection	
Date:	Monday, August 14, 2017	Sheet	12 of 22

2

C



1

14 MT7530 Giga SW

The schematic diagram illustrates the electrical connections for the MT7530 Giga SW. It includes a central component labeled "MT7530 (5PHY+7MAC+GMII+RGMII)" and "MEDIATEK LQFP128-EP 20121129". The diagram shows various power supply rails (e.g., +1.0VE, +1.8VD, +3.3VD, +3.3VE, +3.3V-GMAC) and their connections to the chip. It also shows the reset circuit (RESET_N) and the signal connections for the PHYs (PHY0, PHY1, PHY2, PHY3, PHY4) and MACs (MAC0, MAC1, MAC2, MAC3, MAC4, MAC5, MAC6, MAC7). The diagram includes a table of components and their values, and a table of pin numbers and their functions.

Pin	Function
1	TXPA_0
2	TXPA_1
3	TXPA_2
4	TXPA_3
5	TXPA_4
6	TXPA_5
7	TXPA_6
8	TXPA_7
9	TXPA_8
10	TXPA_9
11	TXPA_10
12	TXPA_11
13	TXPA_12
14	TXPA_13
15	TXPA_14
16	TXPA_15
17	TXPA_16
18	TXPA_17
19	TXPA_18
20	TXPA_19
21	TXPA_20
22	TXPA_21
23	TXPA_22
24	TXPA_23
25	TXPA_24
26	TXPA_25
27	TXPA_26
28	TXPA_27
29	TXPA_28
30	TXPA_29
31	TXPA_30
32	TXPA_31
33	TXPA_32
34	TXPA_33
35	TXPA_34
36	TXPA_35
37	TXPA_36
38	TXPA_37
39	TXPA_38
40	TXPA_39
41	TXPA_40
42	TXPA_41
43	TXPA_42
44	TXPA_43
45	TXPA_44
46	TXPA_45
47	TXPA_46
48	TXPA_47
49	TXPA_48
50	TXPA_49
51	TXPA_50
52	TXPA_51
53	TXPA_52
54	TXPA_53
55	TXPA_54
56	TXPA_55
57	TXPA_56
58	TXPA_57
59	TXPA_58
60	TXPA_59
61	TXPA_60
62	TXPA_61
63	TXPA_62
64	TXPA_63

Power On Reset

Design Name	Page Name	Rev
SINOVOIP CO., LIMITED	BPI-R2	1.2

Design Name: BPI-R2

Page Name: MT7530 Giga SW

Rev: 1.2

Date: Monday, August 14, 2017

Sheet: 14 of 22

14 MT7530 Giga SW

The schematic diagram illustrates the electrical connections for the MT7530 Giga SW. It includes a central component labeled "MT7530 (5PHY+7MAC+GMII+RGMII)" and "MEDIATEK LQFP128-EP 20121129". The diagram shows various power supply rails (e.g., +1.0VE, +1.8VD, +3.3VD, +3.3VE, +3.3V-GMAC) and their connections to the chip. It also shows the reset circuit (RESET_N) and the signal connections for the PHYs (PHY0, PHY1, PHY2, PHY3, PHY4) and MACs (MAC0, MAC1, MAC2, MAC3, MAC4, MAC5, MAC6, MAC7). The diagram includes a table of components and their values, and a table of pin numbers and their functions.

Pin	Function
1	TXPA_0
2	TXPA_1
3	TXPA_2
4	TXPA_3
5	TXPA_4
6	TXPA_5
7	TXPA_6
8	TXPA_7
9	TXPA_8
10	TXPA_9
11	TXPA_10
12	TXPA_11
13	TXPA_12
14	TXPA_13
15	TXPA_14
16	TXPA_15
17	TXPA_16
18	TXPA_17
19	TXPA_18
20	TXPA_19
21	TXPA_20
22	TXPA_21
23	TXPA_22
24	TXPA_23
25	TXPA_24
26	TXPA_25
27	TXPA_26
28	TXPA_27
29	TXPA_28
30	TXPA_29
31	TXPA_30
32	TXPA_31
33	TXPA_32
34	TXPA_33
35	TXPA_34
36	TXPA_35
37	TXPA_36
38	TXPA_37
39	TXPA_38
40	TXPA_39
41	TXPA_40
42	TXPA_41
43	TXPA_42
44	TXPA_43
45	TXPA_44
46	TXPA_45
47	TXPA_46
48	TXPA_47
49	TXPA_48
50	TXPA_49
51	TXPA_50
52	TXPA_51
53	TXPA_52
54	TXPA_53
55	TXPA_54
56	TXPA_55
57	TXPA_56
58	TXPA_57
59	TXPA_58
60	TXPA_59
61	TXPA_60
62	TXPA_61
63	TXPA_62
64	TXPA_63
65	TXPA_64
66	TXPA_65
67	TXPA_66
68	TXPA_67
69	TXPA_68
70	TXPA_69
71	TXPA_70
72	TXPA_71
73	TXPA_72
74	TXPA_73
75	TXPA_74
76	TXPA_75
77	TXPA_76
78	TXPA_77
79	TXPA_78
80	TXPA_79
81	TXPA_80
82	TXPA_81
83	TXPA_82
84	TXPA_83
85	TXPA_84
86	TXPA_85
87	TXPA_86
88	TXPA_87
89	TXPA_88
90	TXPA_89
91	TXPA_90
92	TXPA_91
93	TXPA_92
94	TXPA_93
95	TXPA_94
96	TXPA_95
97	TXPA_96
98	TXPA_97
99	TXPA_98
100	TXPA_99
101	TXPA_100
102	TXPA_101
103	TXPA_102
104	TXPA_103
105	TXPA_104
106	TXPA_105
107	TXPA_106
108	TXPA_107
109	TXPA_108
110	TXPA_109
111	TXPA_110
112	TXPA_111
113	TXPA_112
114	TXPA_113
115	TXPA_114
116	TXPA_115
117	TXPA_116
118	TXPA_117
119	TXPA_118
120	TXPA_119
121	TXPA_120
122	TXPA_121
123	TXPA_122
124	TXPA_123
125	TXPA_124
126	TXPA_125
127	TXPA_126
128	TXPA_127
129	TXPA_128

Power On Reset

Design Name	Page Name	Rev
SINOVOIP CO.,LIMITED	BPI-R2	1.2


Design Name: BPI-R2

Page Name: MT7530 Giga SW

Rev: 1.2

Date: Monday, August 14, 2017

Sheet: 14 of 22

[illegible]

15 PHY0 POE

TXVPA_0 << TXVPA_0
TXVNA_0 << TXVNA_0
TXVPB_0 << TXVPB_0
TXVNB_0 << TXVNB_0
TXVPC_0 << TXVPC_0
TXVNC_0 << TXVNC_0
TXVPD_0 << TXVPD_0
TXVND_0 << TXVND_0

TR5
SG24002G
SG24002G

GND || C275 || 104 T4-CT0 1
TXVND_0 << C0402 2
TXVPD_0 << C0402 3
GND || C266 || 104 T3-CT0 4
TXVNC_0 << C0402 5
TXVPC_0 << C0402 6
GND || C265 || 104 T2-CT0 7
TXVNB_0 << C0402 8
TXVPB_0 << C0402 9
GND || C262 || 104 T1-CT0 10
TXVNA_0 << C0402 11
TXVPA_0 << C0402 12

TCT1 MCT1 24 M4-CT4 7/8
TD1+ MX1+ 23 M4-X4-
TD1- MX1- 22 M4-X4+
TCT2 MCT2 21 M4-CT3 4/5
TD2+ MX2+ 20 M4-X3-
TD2- MX2- 19 M4-X3+
TCT3 MCT3 18 M4-CT2 3/6
TD3+ MX3+ 17 M4-X2-
TD3- MX3- 16 M4-X2+
TCT4 MCT4 15 M4-CT1 1/2
TD4+ MX4+ 14 M4-X1-
TD4- MX4- 13 M4-X1+

GMAC-3V3 << RG45 << 510R R0402 12
ESW_P0_LED2 << RG44 << 510R R0402 11
M4-X4- 8
M4-X4+ 7
M4-X2- 6
M4-X2+ 5
M4-X3+ 4
M4-X3- 3
M4-X1+ 2
M4-X1- 1
GMAC-3V3 << RG47 << 510R R0402 10
ESW_P0_LED0 << RG46 << 510R R0402 9
G+ PGND1
G- PGND2
PGND




M4-CT1 R288 75R R0402
M4-CT2 R289 75R R0402
M4-CT3 R290 75R R0402
M4-CT4 R291 75R R0402
CG57 1nF-2KVC1206 PGND

U27 NC'RT9400-POE-PD
VA1(RJ45-1&2) +VDC 6
VA2(RJ45-3&6) ADJ 7
VB1(RJ45-4&5) -VDC 5
VB2(RJ45-7&8)
RT9400-POE
+12VD
C279
10uF/25V C1206
GND


CN5
RJ45_937
RJ45_937

P0-P4_LED_0 - All Link/Activity :Green
P0-P4_LED_1 - 10/100 Link/Activity :Yellow
P0-P4_LED_2 - 1000 Link/Activity :Yellow

bpi
SINOVOIP CO.,LIMITED
Design Name
BPI-R2
Size Page Name
PHY0 POE
Date: Monday, August 14, 2017 Sheet 15 of 22
Rev 1.2




```
P0-P4_LED_0 - All Link/Activity :Green
P0-P4_LED_1 - 10/100 Link/Activity
P0-P4_LED_2 - 1000 Link/Activity :Yellow
```



16 Ethernet_Boot Strapping

GigaSwitch Hardware Trap

Pin Name	Trap	Fuction	Description	Default
P0_LED_0	HWTRAP[0]	HT_CHIP_MODE[0]	chip_mode[3:0] 4'b0000: IDDQ mode 4'b0001: IOTEST mode 4'b0010: NANDTREE mode 4'b0011: RING mode (both IO and std-cell) 4'b0100: MBIST 4'b0101: SCAN mode (internal) 4'b0110: SCAN-COMP mode (compression) 4'b0111: SCAN-MBIST-OLT mode 4'b1000: AFE-OLT mode 4'b1001: GPHY ATE mode 4'b1010: GPHY ADUMP mode 4'b1011: GPHY ADUMP probe mode 4'b1100: Reserved 4'b1101: Reserved 4'b1110: bootup probe mode 4'b1111: normal mode	4'b1111
P1_LED_0	HWTRAP[1]	HT_CHIP_MODE[1]		
P2_LED_0	HWTRAP[2]	HT_CHIP_MODE[2]		
P0_LED_1	HWTRAP[3]	HT_CHIP_MODE[3]		
P0_LED_2	HWTRAP[4]	HT_EEPROM_EN	1'b0: disable external EEPROM 1'b1: External EEPROM used	1'b1
P1_LED_1	HWTRAP[5]	HT_C_MDIO_BPS_N	1'b0: Directly access PHY registers via C_MDC/C_MDIO 1'b1: Indirectly access PHY registers	1'b1
P1_LED_2	HWTRAP[6]	HT_P5_INTF_DIS	1'b0: enable 1'b1: disable	1'b1
P2_LED_1	HWTRAP[7]	HT_P5_INTF_MODE	1'b0: GMII/MII 1'b1: RGMII	1'b1
P2_LED_2	HWTRAP[8]	HT_P6_INTF_DIS	1'b0: enable 1'b1: disable	1'b1
P3_LED_0	HWTRAP[9]	HT_XTAL_FSEL[0]	External Crystal Frequency Selection xtal_freq_sel[1:0] 2'b11: 25MHz	2'b11
P4_LED_0	HWTRAP[10]	HT_XTAL_FSEL[1]		
P3_LED_2	HWTRAP[12]	HT_SMI_ADDR[1:0]	chip_smi_addr[4:3] Bits 4 and 3 of the chip SMI address chip_smi_addr[2:0] = 3'b111	2'b11
P3_LED_1	HWTRAP[11]			
P4_LED_1	HWTRAP[13]	HT_P5_INTF_SEL	1'b0: connect to GPHY4 1'b1: connect to GMAC5	1'b1
P4_LED_2	HWTRAP[14]	HT_LOOPDET_DIS	1'b0: loop detection enable 1'b1: loop detection disable	1'b1



ESW_P0_LED0 >> ESW_P0_LED0
ESW_P0_LED1 >> ESW_P0_LED1
ESW_P1_LED0 >> ESW_P1_LED0
ESW_P2_LED0 >> ESW_P2_LED0

ESW_P3_LED0 >> ESW_P3_LED0
ESW_P4_LED0 >> ESW_P4_LED0

ESW_P3_LED1 >> ESW_P3_LED1
ESW_P3_LED2 >> ESW_P3_LED2

Ethernet HW Trapping
4b'1111 Normal Mode
2b'11 25MHz


PU/PD Setting

Pin Name	Fuction	Description	Default
GESW_CK_SEL	Decide gsw_ck frequency	1'b0 : Select 500MHz 1'b1 : Select 200MHz	1'b1
A_POR_BPS_N	Bypass Analog POR Detect	1'b0 : By External Reset Signal Only 1'b1 : By External Reset Signal & Analog logic	1'b1
XTAL_PWDB_N	Crytsal Power Down	1'b0 : SOC Clock 1'b1 : Crytsal Used	1'b1



Hardware Trap for Normal function

Pin Name	Trap	Fuction	Description	Default
P0_LED_2	HWTRAP[2]	EEPROM_EN	1'b0: disable external EEPROM 1'b1: External EEPROM used	1'b1
P1_LED_1	HWTRAP[4]	C_MDIO_BPS_N	1'b0: Directly access PHY registers via C_MDC/C_MDIO 1'b1: Indirectly access PHY registers	1'b1





SINOVOIP CO., LIMITED			
	Design Name		
	BPI-R2		
	Size	Page Name	Rev
	Ethernet_Boot Strapping	1.2	
Date:	Monday, August 14, 2017	Sheet	16 of 22

18 USB3.0/ USB OTG



USB_DM_1 >> USB_DM_1
 USB_DP_1 >> USB_DP_1
 USB_RXP1 >> USB_RXP1
 USB_RXN1 >> USB_RXN1
 USB_TX_P1 >> USB_TX_P1
 USB_TX_N1 >> USB_TX_N1

USB_DM_0 >> USB_DM_0
 USB_DP_0 >> USB_DP_0
 USB_RXP0 >> USB_RXP0
 USB_RXN0 >> USB_RXN0
 USB_TX_P0 >> USB_TX_P0
 USB_TX_N0 >> USB_TX_N0







2





20 LEDs /KEYs /IR

LED2 << GPIO240 EXT_XCS
LED1 << GPIO241 EXT_SCK
LED0 << GPIO239 EXT_SDIO0



DO NOT put pull-up resistor on PWRKEY



22 BLOCK

