





02 MT7623N MSDC /PMIC Interface







•	SINOVOIP CO.,LIMITE	D							
(Bpl)	BPI-R2								
Si	MT7623N MSDC /PMIC Interface			Rev 1.2					
http://www.banana-pi.org	ate: Monday, August 14, 2017 Sheet	2	of	22					





Name MT7623N HIF /PCIe /MIPI /USB


Sheet


Date: Monday, August 14, 2017


1.2














TVS


GND3→GND8

HDMI_SCL

HDMI_SDA


HTPLG


PGND



•	SINOVOIP CO	.,LIMITED			
$(\mathbf{b}\mathbf{p}\mathbf{l})$	Name BPI-R2				
Size	Page Name MT7623N HDMI				Rev 1.2
http://www.banana-pi.org Date:	Monday, August 14, 2017	Sheet	5	of	22









		PCM RST N	EINTO E22	U1-9		C25 PCM	CLK GPIO18		
3.3V IO PCM_RST_N CTP_EINT	PCM_RST_N(CTP_EINT(S GPIO23 CTP_EINT	EINT1 B23	EINT0 EINT1	PCM_CLK PCM_TX	D24 PCM_	X GPIO21	->>PCM_CLK ->>PCM_TX	3.3V IO
PCIE2_PERST_N USB OC0#	GPIO24	OFIO24 UCTS1 URTS1	EINT2 C23 FINT3 D23	EINT2	PCM_RX	D25 PCM_ B25 PCM_		>>PCM_RX >>PCM_SYNC	
	CIEO_CLKREQ_N <	PCIE0_CLKREQ_N	EINT4 D22	EINT3 EINT4	PCM_SYNC	e EVE \		· -	
PCIE1_WAKE_N	PCIE2_WAKE_N	PCIED_WAKE_N	C24 EINT6 E21	EINT5	EXT_XCS	G11 EXT_X		->>LED2	3.3 IO
PCIEO_WAKE_N MSDC1_WP	PCIE0_WAKE_N > MSDC1_WP	MSDC1_WP	EINT7 A23	EINT6 EINT7	EXT_SCK EXT_SDIO0	H12 EXT_S	DIO0 GPIO239	CK EDI	SPI FLASH
1.8V IO		UTXD0	E19		EXT_SDIO1	F12 EXT_S			
1.8V 10 5V OD	UTXD0 <<	URXD0	E20	UTXD0 URXD0	EXT_SDIO2 EXT_SDIO3	E12 EXT_S	DIO3 GPIO236	CTP_RST	Aux Fun2: DRV_VBUS
	umma (UTXD1	F19		SPI0 CSN	H7 SPIO_0	SN GPIO53	->>SPI0 CSN	3.3V IO
	UTXD1 << URXD1 <<	URXD1	E18	UTXD1 URXD1	SPIO_CSN SPIO_CK	G7 SPI0_0 H8 SPI0_1		_SSPIO_CK	3.37 10
3.3V IO	I UTXD2 <<	UTXD2	G19	UTXD2	SPI0_MO SPI0_MI	E6 SPIO_I		->>SPI0_MO ->>SPI0_MI	
3.37 10	URXD2 💸	URXD2 UCTS2	G20 F21	URXD2	SPIU_IVII	E23 SPI1_0	SN	//	
	UCTS2 <<	URTS2	F20	UCTS2 URTS2	SPI1_CSN SPI1_CK	F25 SPI1_0	K	TP26 TP27	1.8V IO
	,	GPIO203 R50	12 PWM0 AA16		SPI1_MO	F22 SPI1_ F24 SPI1_			
3.3V IO	DISP_PWM<	GPIO204 R51 0R R040	2 PWM1 Y16	PWM0 PWM1	SPI1_MI			——○TP29	
	GPIO205	GPIO205 R52 OR R040 OR R040 OR R040		PWM2	SPI2_CSN	F23 SPI2_0		QTP30	1.8V IO 5V OD
	GPIO206	ODIO007 DE4		PWM3 PWM4	SPI2_CK SPI2_MO	G22 SPI2_I G23 SPI2_I		TP31 TP32	3V OD
1.8V IO	1 (/	SCL0	L18		SPI2_MI	G23 SPI2_I	AII		
5V OD	SCL0 SDA0	SDA0 SCL1	L19 H14	SCL0 SDA0					+5V_VBUS_OTG
	SCL1 (SDA1	D15	SCL1					P
	SDA1 SCL2	SCL2 SDA2	F15 E15	SDA1 SCL2					
	SDA2 <<	SUAZ	E13	SDA2					R55
				MT7623N					3K-1%
				MT7623N-FBGA485					R0402
							L	R56	0R R0402
								* *	
									R57
									5K1-1% R0402
									R0402
									+

.3V IO	I2S0	GPIO73	PCM_SYNC	OLFSON Audio Cod 12S0 LRCK Codec	Y20	U1-5
	I2S0_LRCK_Codec	GPIO72	PCM_RX	I2S0_DATA_IN_Codec	AA20	I2S0_LRCK
	I2SO DATA_IN_COdec	GPIO49	PCM_TX	I2S0_DATA_Codec	AB18	I2S0_DATA_IN
	I2SO BCK Codec	GPIO74	PCM_CLK0	I2S0_BCK_Codec	Y19	I2S0_DATA
	I2SO MCLK Codec	GPIO126		I2S0_MCLK_Codec	AA19	I2S0_BCK
	1200_WOLIT_COURT (_					I2S0_MCLK
	PCIE2 CLKREQ N <<-			I2S1_LRCK	W17	I2S1 LRCK
.3V IO	PCIE2 PERST N			I2S1_DATA_IN	Y17	I2S1_ERCR I2S1_DATA_IN
	MT7530 RESET N (/-	GPIO33		I2S1_DATA	Y18	I2S1_DATA_IN
	MT7530 INTR MT7530 X	GPIO35		I2S1_BCK	V17	I2S1_BCK
	USB_OC0#22—	GPIO37		USB_OC0#	AA18	I2S1_BOR
	HDMI SPDIF_INO <<-	GPIO201		SPDIF_IN0	K19	SPDIF_IN0
	SPDIF_IN1 <<-	GPIO202		SPDIF_IN1	K18	SPDIF_IN1
	SPDIF_OUT <<-	GPIO200		SPDIF_OUT	J19	SPDIF_OUT


MT7623N MT7623N-FBGA485

•		SINOVOIP CO	.,LIMITED					
(BDD	DDDD Design Name BPI-R2							
	Size	Page Name MT7623N RGMII /Base	eband /I2S			Rev 1.2		
http://www.banana-pi.org	Date:	Monday, August 14, 2017	Sheet	6	of	22		





09 MT6323L PMIC VBAT IN



Thermal protection option 1: battery with NTC


- (1) if battery NTC is 10kohm; R334=16.9K (+/-1%), R336=27K (+/-1%)
- (2) if battery NTC is 47kohm; R334=61.9K (+/-1%), R336=100K (+/-1%)

Thermal protection option 2: battery without NTC


- (1) Deletc R334, R336
- (2) Use R331, NTC301 for thermal protection

繂MT632 3 AUXADC_VREF1 8 PIN , and the path need shielding with GND


Close to Battery Connector.
 (Rsense (R313) <10mm)
 Main path should be 40mil.
 (VBUS -> U301's E, -> U301's C -> R312 -> VBAT)
 Star connection from R312 to BAT Connector




	Battery mode	Non-Battery mode
Ua	STT818B	NI
Ub	SSM3K35MFV	NI
Re	0.2 ohm/1%	0 ohm
Rc	1K ohm/1%	NI
Rd	16.9K ohn/1%	NI
VR5, VR6	NI/EZJZOV500AA	NI





•		SINOVOIP CO.,	LIMITED					
(Bpl)	D D Design Name BPI-R2							
	Size	Page Name MT6323L PMIC VBAT IN				Rev 1.2		
http://www.banana-pi.org	Date:	Monday, August 14, 2017	Sheet	9	of	22		




11 PWR External LDO









Global Used 1.8V Power








•	SINOVOIP CO.	LIMITED			
(BDI) Design	Name BPI-R2				
Size	Page Name PWR External LDO				Rev 1.2
http://www.banana-pi.org Date:	Monday, August 14, 2017	Sheet	11	of	22


12 Power Connection



















MSDC1_WP >>	WODO I_VVI	ODAC_WI
MSDC1 CMD SS	MSDC1_CMD	
MSDC1_CLK SS	MSDC1_CLK	
MSDC1_CLR	MSDC1_DAT0	
MSDC1_DAT1	MSDC1_DAT1	
	MSDC1_DAT2	SDXC_DAT2
MSDC1_DAT2	MSDC1_DAT3	SDXC DAT3
MSDC1_DAT3 MSDC1_INS	MSDC1 INS	SDXC INS





MSDC0 for SLC NAND or eMMC (Default eMMC)


MSDC0_DAT0	DAT1 ND_D1 DAT2 ND_D2 DAT3 ND_D3 DAT4 ND_D4 DAT5 ND_D5 DAT6 ND_D6 DAT7 ND_D7 DLK NWEB DMD NALE	
+3.3VD R130	eMMC_VCC	VCC-NAND


Default Voltage Setting NAND IO 3.3V eMMC IO 3.V SDXC IO 3.3V












R137 NC R0402


, A4				_	P13 .
× A6	NC1	U14B	N	268	P14 X
X A9	NC2	EMMC5_0_BGA1	69 NO	269	R1
A11	NC3	FBGA169-0_5-12		270	R2
○ B2	NC4			271	R3 🗘
○ B13	NC5			272	R12 🗘
☼ D1	NC6 NC7			273 274	R13 🗘
	NC8			275	R14 🗘
^ H1	INCO			276	T1 🗘
H2 H7				277	T2 🗘
				278	T3 ^
× H8	NC12			279	T12 X
X H10	NC13			280	T14 ×
X H11	NC14 NC15		N	281	U1 ×
X H12				282	U2 X
H13	NC16			283	U3 X
X H14	NC17			C84	U6
× .11	NC18		RFU10(NC	85)	U7
.17	NC19		RFU11(NC		U10
× J8	NC20		RFU12(NC		U12 🗘
∑ J9	NC21			288	U13 🗘
∵ J10	NC22 NC23			C89 C90	U14 🗘
C J11	NC24			291	V1 🗘
J12	NC25			292	V2
√ J13	NC26			293	V3 ^
	NC27			294	V12
K3				295	V13 X
K5			N	296	W1 ×
, K7				297	W2 X
X K8	NC31			298	W3
X K9	NC32			299	W7
K10	NC33		NC		W8
C K11	NC34		NC		W9 💍
C K12	NC35		NC		W100
Ç K13	NC36 NC37		NC NC		W11
X14	NC38		NC		W12
Ç L1	NC39		NC	106	W13
× L2	NC40		NC	107	W14×
× L3	NC41				
			NC	109	Y3 ×
× L12 L13	NC43		NC		Y6 X
L14	NC44		NC	111	Y8 ×
X M1	NC45		NC	112	Y9 X
X M2	NC46		NC		Y10
X M3	NC47		NC		Y11 .
∑M12	NC48		NC		Y12
M13	NC49		NC		Y13 🔆
ÇM14	NC50		NC		Y14 🗘
	NC51	NCE2)	NC NC		AA1
M8	RFU3(RFU4(NC NC		AA2
Ç M9	RFU4(RFU13(NC1		AA7
ÇM10	RFU6(NC55)	NC		AA8
N1	NC56		NC		AA9
N2	NC57		RFU14(NC1		AA10
N10	NC58		NC		AA11 AA12
X N10	RFU7(NC59)	NC	126	AA13
X N13	NC60		NC	127	AA14
× N13	NC61		NC	128	AE1
X P1	NC62		NC		AE14
X P2	NC63		NC		AG2
× P3	NC64		NC		AG13
○ P10	RFU8(NC		AH4
P12	RFU9(NC66)	NC		AH6
_	NC67		NC NC		AH9
			NC NC		AH11
			NC	130	^
	_===				





	SINOVOIP CO.,LIMITED											
D)	Design Name BPI-R2											
	Size	Page Name MSDC Flash Memory				Rev 1.2						
ora	Date:	Tuesday, August 15, 2017	Sheet	13	of	22						




15 PHY0 POE










•	SINOVOIP CO.,LIMITED						
(Bpl)	Design Name BPI-R2						
	Page Name PHY0 POE	Rev 1.2					
http://www.banana-pi.org	Date: Monday, August 14, 2017 Sheet 15 of	22					

16 Ethernet_Boot Strapping


Pin Name	Trap	Fuction	Description	Defau	
PO_LED_0	HWTRAP[0]	HT_CHIP_MODE[0]	chip_mode[3:0] 4'b0000: IDDQ mode 4'b0010: IOTEST mode 4'b0010: NANDTREE mode 4'b0011: RING mode (both IO and std-cell) 4'b0100: MBIST 4'b0101: SCAN mode (internal) 4'b0110: SCAN-COMP mode (compression) 4'b0111: SCAN-MBIST-OLT mode 4'b1010: GPHY ATE mode 4'b1001: GPHY ATE mode 4'b1010: GPHY ADUMP mode 4'b1011: GPHY ADUMP probe mode 4'b1010: Reserved 4'b1101: Reserved 4'b1111: normal mode	4'b111	
P1_LED_0	HWTRAP[1]	HT_CHIP_MODE[1]			
P2_LED_0	HWTRAP[2]	HT_CHIP_MODE[2]			
P0_LED_1	HWTRAP[3]	HT_CHIP_MODE[3]			
P0_LED_2	HWTRAP[4]	HT_EEPROM_EN	1'b0: disable external EEPROM 1'b1: External EEPROM used	1'b1	
P1_LED_1	HWTRAP[5]	HT_C_MDIO_BPS_N	1'b0: Directly access PHY registers via C_MDC/C_MDIO 1'b1: Indirectly access PHY registers		
P1_LED_2	HWTRAP[6]	HT_P5_INTF_DIS	1'b0: enable 1'b1: disable		
P2_LED_1	HWTRAP[7]	HT_P5_INTF_MODE	1'b0: GMII/MII 1'b1: RGMII		
P2_LED_2	HWTRAP[8]	HT_P6_INTF_DIS	1'b0: enable 1'b1: disable	1'b1	
P3_LED_0	HWTRAP[9]	HT_XTAL_FSEL[0]	External Crystal Frequency Selection xtal_freq_sel[1:0] 2'b11: 25MHz	2'b11	
P4_LED_0	HWTRAP[10]	HT_XTAL_FSEL[1]			
P3_LED_2	HWTRAP[12]	HT_SMI_ADDR[1:0]	chip_smi_addr[4:3]		
P3_LED_1	HWTRAP[11]	111_3WII_ADDN[1.0]	Bits 4 and 3 of the chip SMI address chip_smi_addr[2:0] = 3'b111	2'b11	
P4_LED_1	HWTRAP[13]	HT_P5_INTF_SEL	1'b0: connect to GPHY4 1'b1:connect to GMAC5	1'b1	
P4_LED_2	HWTRAP[14]	HT_LOOPDET_DIS	1'b0: loop detection enable 1'b1: loop detection disable	1'b1	




PU/PD Setting					
Pin Name	Fuction	Description	Default		
GESW_CK_SE	L Decide gsw_ck frequency	1'b0 : Select 500MHz 1'b1 : Select 200MHz	1'b1		
A_POR_BPS_N	Bypass Analog POR Detect	1'b0 : By External Reset Signal Only 1'b1 : By External Reset Signal & Analog logic	; 1'b1		
XTAL_PWDB_	N Crytsal Power Down	1'b0 : SOC Clock 1'b1 : Crytsal Used	1'b1		


Hardware Trap for Normal function				
Pin Name	Trap	Fuction	Description	Default
P0_LED_2	HWTRAP[2]	EEPROM_EN	1'b0: disable external EEPROM 1'b1: External EEPROM used	1'b1
P1_LED_1	HWTRAP[4]	C_MDIO_BPS_N	1'b0: Directly access PHY registers via C_MDC/C_MDIO 1'b1: Indirectly access PHY registers	1'b1

•	SINOVOIP CO.,LIMITED
$(\mathbf{b}\mathbf{b}\mathbf{b})$	sign Name BPI-R2
Siz	Page Name Ethernet_Boot Strapping Rev 1.2
http://www.banana-pi.org	te: Monday, August 14, 2017 Sheet 16 of 22




18 USB3.0/ USB OTG






USB_DM_1
USB_DP_1
USB_DP_1
USB_RXP1
USB_RXP1
USB_RXN1
USB_RXN1
USB_TX_N1
USB_TX_N1

USB_DM_0
USB_DP_0
USB_DP_0
USB_RXP0
USB_RXP0
USB_RXN0
USB_TX_P0
USB_TX_P0
USB_TX_N0







•		SINOVOIP CO.,	LIMITED			
Design Name BPI-R2						
	Size	Page Name USB3.0/ USB OTG				Rev 1.2
http://www.banana-pi.org	Date:	Monday, August 14, 2017	Sheet	18	of	22


19 LCM Connection/ 40PIN GPIO














•		SINOVOIP CO.	,LIMITED			
(Bpl)	Design Name BPI-R2					
	Size	Page Name LCM Connection /GF	PIO			Rev 1.2
http://www.banana-pi.org	ate:	Monday, August 14, 2017	Sheet	19	of	22



22 BLOCK UART PWM SPI IR receiver IR-RX **40PIN GPIO** I2C I2S SPDIF 802.11 b/g/n **IPX CONN** MT6625L BT 4.0(BLE) WAN x1 **RGMII** MT7530WU LAN x4 **Power CONN MAIN CHIP** PCIe to SATA PCle2.0 MT7623N SATA CONN UART Debug CONN MINICARD CONN PCle2.0 **RGB LED GPIO** MicroUSB CONN USB2.0 OTG LCD CONN MIPI **USB3.0 CONN** USB3.0/PCle2.0 **HDMI Tx** HDMI CONN **USB3.0 CONN** USB3.0 PWR/Reset/Boot Keys osc SDC1 eMMC DRAMC PMIC IF MT6323L 32768Hz TF CONN 8GB BGA169 2GB DDR3(512x8) 24MHz SINOVOIP CO.,LIMITED BPI-R2 Rev 1.2 BLOCK Monday, August 14, 2017 Sheet 22 of 22