



## Current Sense



## Voltage Sense




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable:	Designed for:	Mod. Date: 2/06/2020
TID #:	Project Title:	
Number:	Rev:	Sheet Title:
SVN Rev: Not in version control	Assembly Variant: [No Variations]	Sheet 6 of 11
Drawn By:	File: Arak-AnalogueFrontend.SchDoc	Size: B
Engineer:	Contact:	

# DAC


IREF  
Output Range:0V-2.3V

VREF  
Output Range:0V-4.1V



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.



Orderable:	Designed for:	Mod. Date: 30/05/2020
TID #:	Project Title:	
Number:	Rev:	Sheet Title:
SVN Rev: Not in version control	Assembly Variant: [No Variations]	Sheet 8 of 11
Drawn By:	File: Arak-DAC.SchDoc	Size: B
Engineer:	Contact:	




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable:	Designed for:	Mod. Date: 1/06/2020
TID #:	Project Title:	
Number:	Rev:	Sheet Title:
SVN Rev: Not in version control	Assembly Variant: [No Variations]	Sheet 9 of 11
Drawn By:	File: Arak-ADC_SchDoc	Size: B
Engineer:	Contact:	





Title		
Size A4	Number	Revision
Date:	6/05/2020	Sheet of
File:	C:\Users\...\Arak-Mux.SchDoc	Drawn By:



Title		
Size	Number	Revision
A4		
Date:	6/05/2020	Sheet of
File:	C:\Users\...\Arak-SlaveMux.SchDoc	Drawn By: