

23/08/23  
Wednesday.

## Unit-2

Many to One.

- Multiplexer → Universal Logic Circuit.
- Mux → data Selector or many to One Circuit.
- Parallel to Serial Converter.
- n Select lines, input lines  $2^n$
- Multiplexer involves AND & OR gate.

Multiplexer for implementing Boolean functions.


- n variables → n-1 Selection inputs.
- 1st n-1 variables are connected to Selection functions.

AND gate:

$$\rightarrow y = A \cdot B$$

\* 2 input variables

\* 1 Select input → 2x1 MUX




OR gate:

$$\rightarrow y = A + B$$

\* 2 input variables

\* 1 Select input → 2x1 MUX






## NAND:

$$\rightarrow y = \overline{A \cdot B}$$

$\rightarrow$  2 input variables

$\rightarrow$  1 Select input  $\Rightarrow$  2x1 Mux




A	B	y
0	0	1
0	1	1
1	0	1
1	1	0

## NOR:

$$\rightarrow y = \overline{A + B}$$

$\rightarrow$  2 input variables

$\rightarrow$  1 Select input  $\Rightarrow$  2x1 Mux.




A	B	y
0	0	1
0	1	0
1	0	0
1	1	0

## EX-OR:

$$\rightarrow A \oplus B$$

$\rightarrow$  2 input variables

$\rightarrow$  1 Select input  $\Rightarrow$  2x1 Mux.



A	B	y
0	0	0
0	1	1
1	0	1
1	1	0



# Multiplexer for implementing Boolean function.


→ Identify the no. of variables

$$\rightarrow F(x, y, z) = \Sigma(1, 2, 6, 7)$$

$$n = 3$$

$n - 1 = 2 \rightarrow$  Select I/P

Implement 4x1 Mux.



x	y	z	y	
0	0	0	0	z
0	0	1	1	
0	1	0	1	$\bar{z}$
0	1	1	0	
1	0	0	0	0
1	0	1	0	
1	1	0	1	1
1	1	1	1	


30/08/2023

Wednesday


Demultiplexer  $\rightarrow$  Data distributor

[One to many]

$\rightarrow$  One Output line,  $2^n$  output lines & n Select lines.



$D_{in} = 1$



A	B	C	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



31/08/2023

Thursday

# Encoder

## Encoders

★ Combinational logic function has  $2^n$  input lines and  $n$  output lines.

★  $n$  output lines  $\rightarrow$  binary code  $\rightarrow 2^n$  input lines

Input  $= 2^n$

Output  $= n$


Encoder  $= 2^n : n$  (OR gates)

① Four to two lines Binary Encoder.  
(4) (2)

## Truth table

Decimal value	Input				Output	
	$I_3$	$I_2$	$I_1$	$I_0$	$B_1$	$B_0$
0	0	0	0	1	0	0
1	0	0	1	0	0	1
2	0	1	0	0	1	0
3	1	0	0	0	1	1

Output:  
 $B_0 = I_1 + I_3$  ;  $B_1 = I_2 + I_3$





## ② Eight to three lines Binary Encoder.

(8) (3)

Truth table:


Decimal value	Input								Output		
	$I_7$	$I_6$	$I_5$	$I_4$	$I_3$	$I_2$	$I_1$	$I_0$	$B_2$	$B_1$	$B_0$
0	0	0	0	0	0	0	0	1	0	0	0
1	0	0	0	0	0	0	1	0	0	0	1
2	0	0	0	0	0	1	0	0	0	1	0
3	0	0	0	0	1	0	0	0	0	1	1
4	0	0	0	1	0	0	0	0	1	0	0
5	0	0	1	0	0	0	0	0	1	0	1
6	0	1	0	0	0	0	0	0	1	1	0
7	1	0	0	0	0	0	0	0	1	1	1
<del>8</del>											

Output:

$$B_0 = I_1 + I_3 + I_5 + I_7$$

$$B_1 = I_2 + I_3 + I_6 + I_7$$

$$B_2 = I_4 + I_5 + I_6 + I_7$$





### ③ Decimal to BCD

(b)

(4)


Truth Table:

Decimal Inputs										BCD output			
0	1	2	3	4	5	6	7	8	9	A	B	C	D
1										0	0	0	0
	1									0	0	0	1
		1								0	0	1	0
			1							0	0	1	1
				1						0	1	0	0
					1					0	1	0	1
						1				0	1	1	0
							1			0	1	1	1
								1		1	0	0	0
									1	1	0	0	1

Output:

$$A = 8 + 9, B = 4 + 5 + 6 + 7, C = 2 + 3 + 6 + 7, D = 1 + 3 + 5 + 7 + 9$$

Inputs





## Priority Encoder:

Inputs

### Output

$D_0$	$D_1$	$D_2$	$D_3$	$x$	$y$	$v$
1	0	0	0	0	0	1
x	1	0	0	0	1	1
x	x	1	0	1	0	1
x	x	x	1	1	1	1

✓

$D_2 D_3$	00	01	11	10
$D_0 D_1$		1	1	1
00				
01		1	1	1
11		1	1	1
10		1	1	1

$\overline{B}B$

	00	01	11	10
00		1	1	
01	1	1	1	
11	1	1	1	
10		1	1	

01/08/2023  
Friday

## Decoders:

- $n$  input lines,  $2^n$  unique output lines.
- And gates & Inverters.


Three to Eight Decoder

Active low output (0)

Active high output (1)

[illegible]





Decoder Vs Demultiplexer:-

↓

- Decoder is many inputs to many outputs.
- There are no Selection lines.

Demux:-

- One input to many output
- Selection of specific output line is controlled by the value of Selection lines.

O/O  
O/O  
O/O  
A < B



# Magnitude Comparator

→ Compare the values of two numbers.

Step 1:

If  $A = B$   
if not

Start Comparing from MSB  
[MSB - Most Significant bit]

Step 2:

$A > B$  (or)  $A < B$ .

Design equations:

$$A > B : A B' + A O B' B O' + A I A O B D'$$

$$A = B : A I' A O' B I' B O' + A I' A O B' B O + A I A O B I B O + A I A O' B I B O'$$

$$: A I' B I' (A O' B O' + A O B O) + A I B I (A O B O + A O' B O')$$

$$: (A O B O + A O' B O') (A I B I + A I' B I')$$

$$: (A O \text{ Ex-Nor } B O) (A I \text{ Ex-Nor } B I)$$

$$A < B : A I' B I + A O' B I B O + A I' A O' B O.$$

07/09/2023

Thursday

Binary to Gray code Conversion  
↳ Non-weighted code.

Gray to Binary

$$B_1 = G_1$$

$$B_2 = G_1 \oplus G_2$$

$$B_3 = G_2 \oplus G_3$$

$$B_4 = G_3 \oplus G_4$$

$$G_2 = B_1 \oplus B_2$$

$$G_3 = B_2 \oplus B_3$$

$$G_4 = B_3 \oplus B_4$$



# Four Bit Binary

# Four Bit Gray code

B <sub>1</sub>	B <sub>2</sub>	B <sub>3</sub>	B <sub>4</sub>	G <sub>1</sub>	G <sub>2</sub>	G <sub>3</sub>	G <sub>4</sub>
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	1
0	0	1	1	0	0	1	0
0	1	0	0	0	1	1	0
0	1	0	1	0	1	1	1
0	1	1	0	0	1	0	1
0	1	1	1	0	1	0	0
1	0	0	0	1	0	0	0
1	0	0	1	1	0	0	1
1	0	1	0	1	1	1	1
1	0	1	1	1	1	1	0
1	1	0	0	1	0	1	0
1	1	0	1	1	0	1	1
1	1	1	0	1	0	0	1
1	1	1	1	1	0	0	0

$$G_1 = B_1$$

$$G_2 = B_1 \oplus B_2$$

$$G_3 = B_2 \oplus B_3$$

$$G_4 = B_3 \oplus B_4$$

$$B_1 = G_1$$

$$B_2 = G_1 \oplus G_2$$

$$B_3 = G_2 \oplus G_3$$

$$B_4 = G_3 \oplus G_4$$