						1	
Reg. No	1 1	- 1	1 1	- 1	1 1		- 1
			1 1		 		_

## **B.Tech. DEGREE EXAMINATION, JUNE 2023**

Third Semester

## 18ECC103J - DIGITAL ELECTRONIC PRINCIPLES

(For the candidates admitted during the academic year 2018-2019 to 2021-2022)

## Note:

i. Part - A should be answered in OMR sheet within first 40 minutes and OMR sheet should be handed over to hall invigilator at the end of 40 minutes.
ii. Part - B and Part - C should be answered in answer booklet.

	et - B and Part - C should be answered in and 3 Hours	,	Max.	Marks	: 100
~	Part - A (20 × 1 Marks Answer All Ques		Mar	ks BL	CO
	The digital logic family which has minimum (A) TTL (C) DTL	n power dissipation is (B) RTL (D) CMOS	1	Í	2
2.	The time required for a pulse to change fro is called (A) Rise Time (C) Propagation time	m 10 to 90 percent of its maximum value  (B) Decay time  (D) Operating Speed	, 1	13	2
	The figure of merit of the logic family is oft (A) Nanoseconds (C) Megahertz	ten measured in unit of  (B) Picojoules  (D) Microwatts	1	Í	2
	On a K-Map, grouping the 0s produces (A) PoS expression (C) AND-OR expression	(B) don't care condition (D) SoP expression	1	1	1
	Simplified form of A + A'B + A'B'C + A'B'C (A) A (C) A+B+C+D	C'D is equal to (B) A+B (D) A+B+C		2	I
	The following switching function is to be it 2, 4, 8,14, 45). What is the size of multiplex (A) 32-to-1 line (C) 16-to-1 line	implemented using multiplexer $f = \sum m(1 + e^{-t})$ (B) 64-to-1 line (D) 8-to-1 line	, 1	2	3
	Full adder circuit adds the number of bits at (A) 1 (C) 3	(B) 2 (D) 4	1	1	3
8.	In a 4-bit full adder, the carry propagation of (A) Increases in direct ratio to the total number of full-adder stages, but is not a factor in limiting the speed of arithmetic operations	delay is  (B) Decreases in direct ratio to the total number of full-adder stages	1	2	3
	(C) Normally not a consideration because the delays are usually in the nanosecond range	(D) Cumulative for each stage and limits the speed at which arithmetic operations are performed			
9.	In a two-bit magnitude comparator, the logic (A) A1 B1'+ A0 B1'B0'+ A1 A0 B0' (C) A1 B1 + A0 B1B0 + A1 A0 B0	ical expression for A > B is (B) A1' B1 + A0' B1B0' + A1 A0' B0' (D) A1' B1 + A0' B1B0 + A1' A'0 B0	1	2	3

12JA3-18ECC103J

10.	What is the simplified form of the Signature of the Sign	he following Boolean function F=  (B) AC'D+A'CD'+AB'D'+A'BD' (D) AC'D+ACD+A'BD'+AB'CD'	1	2	1
11.	A flip-flop is a binary storage device capable (A) 1 (C) 3	e of storing bit of information (B) 2 (D) 4	1	1	4
12.	The characteristic equation of J-K flip-flop (A) $Q(n+1) = JQ(n)+K'Q(n)$ (C) $Q(n+1) = JQ'(n)+KQ(n)$	is (B) Q(n+1) =JQ'(n)+K'Q(n) (D) Q(n+1) =J'Q(n)+KQ'(n)	1	1	4
13.	How many flip-flops are required to constru (A) 4 (C) 3	(B) 2 (D) 10	1	1	4
14.	A 5-bit asynchronous binary counter is made propagation delay. The total propagation delay (A) 12 ns (C) 60 ns	de up of five flip-flops, each with a 12 ns lay (tp(total)) is (B) 48 ns (D) 24 ns	1 .	5	4
15.	The minimum number of MOS Transistor r is (A) 1 (C) 3		1	1	5
16.	A ROM which can be programmed is called (A) MROM (C) EPROM	(B) EEPROM (D) PROM	1	1	5
17.	The decimal equivalent of the highest possil (A) 8 (C) 256	ble address for an 8-bit address bus is (B) 127 (D) 255	1	1	5
18.	Addressing of a 32K x16 memory is realized number of AND gates required to the decode (A) 2 <sup>19</sup>		1	5	5
	(C) $2^{32}$	(D) $2^8$			
19.	A PLA is (A) Mask programmable (C) can be programmed by a user	(B) field programmable (D) can be erased and programmed	1	1	5
20.	Mod 2 counter and mod 17 counter are counter will be (A) mod 17 (C) mod 2	(B) mod 9 (D) mod 34	1	2	4
	Part - B (5 × 4 Marks = 20 Marks) Answer any 5 Questions				
21.	Define hamming code and how does it work	?	4	3	1
22.	2. How a transistor can act as a switch? Discuss the characteristics of digital ICs.		4	3	2
23.	Give the truth table of a 3 to 8 decoder & dr	aw its circuit diagram.	4	3	3
24.	Along with a diagram, explain the table for serial output shift register.	the operation of a right shift serial input	4	4	4
25.	What is a programmable logic array? How i	t differs from ROM?	4	2	5

26.	How CMOS can work as an inverter explain with a circuit diagram.	4	2	2
27.	Describe the operation of a Mod-10 counter using a JK flip flop.	4	3	4
	Part - C (5 × 12 Marks = 60 Marks) Answer All Questions	Marl	ks BL	со
28.	<ul> <li>a. Along with a diagram, discuss how 3 input NAND gate functioning can be achieved using Transistor Transistor Logic (TTL).</li> <li>(OR)</li> <li>b. Along with a diagram, discuss how 3 input NOR/OR gate functioning can be</li> </ul>	12	4	2
	achieved using Emitter Coupled logic (ECL).			
29.	a. Implement the following two Boolean functions using PLA: F1 (A, B, C) = $\sum$ (0, 1, 2, 4) F2 (A, B, C) = $\sum$ (0, 5, 6, 7)	12	4	5
	b. Implement the following Boolean functions using PAL: W (A, B, C, D) = $\sum$ (2, 12, 13) X (A, B, C, D) = $\sum$ (7, 8, 9, 10, 11, 12, 13, 14, 15) Y (A, B, C, D) = $\sum$ (0, 2, 3, 4, 5, 6, 7, 8, 10, 11, 15) Z (A, B, C, D) = $\sum$ (1, 2, 8, 12, 13)			
30.	a. State the truth table of a JK flip flop. Use it to derive (i) Characteristics table (ii) State equation (iii) Excitation table (iv) State diagram.  (OR)	12	4	4
	b. Along with a diagram discuss how a Master Slave flip flop solves the problem of race around the condition.			
31.	a. Simplified form of the following Boolean function $F = \sum (0,1,3,7,8,9,11,15)$ using Quine McCluskey method.	12	4	1
	b. State and prove De Morgan's Theorem using the truth table.			
32.	a. What are combinational circuits? Along with a diagram, discuss the operation of a 1x8 de-multiplexer.	12	3	3
	(OR) b. Give the truth table of an 8 to 3 Encoder & draw its circuit diagram.	96		
	* * * * *			

12JA3-18ECC103J