

* The change in the drain current due to change in gate to source voltage can be determined using the transconductance factor g_m .

$$g_m = \frac{\Delta I_d}{\Delta V_{GS}}$$

The another important parameter of JFET is drain resistance r_d .

$$r_d = \left. \frac{\Delta V_{DS}}{\Delta I_D} \right|_{V_{GS} = \text{Constant}}$$

It determines the output impedance Z_o of the JFET amplifier

The amplification factor μ of an JFET is defined as,


$$\mu = \left. \frac{\Delta V_{DS}}{\Delta V_{GS}} \right|_{I_D = \text{Constant}}$$

The parameters g_m , r_d and μ are related by

$$\boxed{\mu = r_d g_m}$$


JFET Low Frequency a.c Equivalent circuit

Fig shows the small signal low frequency a.c equivalent circuit for n-channel JFET




JFET with Common Source Voltage divider bias (Bypassed R_s) (2) C with out R_s)


Circuit diagram:



BYPASS capacitor replace by short circuit.



AC equivalent circuit.



* The circuit is drawn by replacing all capacitors & d.c supply voltages with short circuits

1. Input Impedance (Z_i)

$$R_{G1} = R_1 \parallel R_2$$

$$\boxed{Z_i = R_{G1}}$$


Quote:

End is not the end, if fact E.N.D means "Effort never dies"

2. Output Impedance (Z_o)

It's the impedance measured looking from the output side with input voltage (V_i) is equal to zero.

* As $V_i = 0$



so the output impedance is

$$Z_o = R_D \parallel r_d$$

* if $r_d \gg R_D$ then the output impedance is

$$\boxed{Z_o \approx R_D}$$

3. Voltage gain (A_v)

$$A_v = \frac{V_{ds}}{V_{gs}} = \frac{V_o}{V_i}$$

$$V_o = -g_m V_{gs} (r_d \parallel R_D)$$

W.K.T $V_i = V_{gs}$ then

$$\boxed{V_o = -g_m V_i (r_d \parallel R_D)}$$

so

$$A_v = \frac{-g_m V_i (r_d \parallel R_D)}{V_i} = -g_m (r_d \parallel R_D)$$


if $r_d \gg R_D$

$$\boxed{A_v \approx -g_m R_D}$$


Comment:

The negative sign indicates, there is a phase shift of 180° between the input & output voltages.

- * The input impedance is represented by the open circuit at its input terminal, since I_{in} is zero.
- * The output impedance is represented by r_d from drain to source.
- * When the value of external drain resistance R_D is very small as compared to the value of output impedances represented by r_d , it's possible to replace r_d by open circuit.



Common source Circuit Analysis [Basics]




Description

- ① The input terminals are the gate & source. The output terminals are the drain and source.
- ② The source terminal is common to the both input & output. The circuit configuration is known as common source.
- ③ For positive going input signal (V_s). There is a 180° phase shift between the input & the output.
- ④ An increase in V_s increasing the V_{gs} . Thus raising the level of I_D & increases the voltage drop across R_D .

⑤ This produces a decrease in the level of V_D , which is capacitor coupled to the circuit output as a negative going ac output voltage (V_o)

⑥ Consequently, as V_s increases in a positive direction, V_o changes in negative direction.

⑦ Consequently, when V_s changes in negative direction, the resultant decrease in V_{gs} reduces I_d and produce a positive-going output.



Quote:


Love your job, but don't love your company because you may not know when your company stop loving you"

JFET with voltage divider Bias (unbypassed R_s)


(4)

(with source Resistor)


Circuit diagram:



AC Analysis



AC equivalent circuit:



① Input impedance (Z_i)

$$\therefore R_{Gi} = R_1 \parallel R_2$$

$$Z_i = R_{Gi}$$

Quote:


Small daily improvement over time lead to stunning results.

Output impedance:-

$$Z_o = Z_o' \parallel R_D$$

where

$$Z_o' = \frac{V_o}{I_d} \Big|_{V_i=0}$$



* Apply KVL to the output ckt

$$V_o = (I_d - g_m V_{gs}) r_d + I_d R_s \quad \text{--- ①}$$

* Apply KVL to the input ckt.

$$V_{gs} = V_i - I_d R_s$$

$$V_{gs} = -I_d R_s \quad \text{--- ②} \quad [V_i = 0]$$

Sub ② in ①

$$V_o = [I_d - g_m (-I_d R_s)] r_d + I_d R_s$$

$$V_o = [I_d + g_m (I_d R_s)] r_d + I_d R_s$$

$$V_o = I_d r_d + g_m I_d R_s r_d + I_d R_s$$

$$V_o = I_d [r_d + g_m R_s r_d + R_s]$$

$$Z_o' = \frac{V_o}{I_d} = \cancel{I_d} [r_d + g_m R_s r_d + R_s]$$

$$Z_o' = r_d + \mu R_s + R_s$$

$$\because \mu = g_m r_d$$

$$Z_o' = r_d + R_s (\mu + 1)$$


$$Z_o = Z_o' \parallel R_D = [r_d + R_s (\mu + 1)] \parallel R_D$$

Voltage gain (A_v)

$$A_v = \frac{V_o}{V_i}$$

W.K.T

$$V_o = -I_d R_D$$



Apply KVL to the output of the circuit,

$$(I_d - g_m V_{gs}) r_d + I_d R_S + I_d R_D = 0 \quad \text{--- (3)}$$

W.K.T $V_{gs} = V_i - I_d R_S$ --- (4)

sub (4) in (3)

$$[I_d - g_m (V_i - I_d R_S)] r_d + I_d R_S + I_d R_D = 0$$

$$I_d r_d - g_m V_i r_d + g_m I_d R_S r_d + I_d R_S + I_d R_D = 0$$

$$I_d r_d + g_m I_d R_S r_d + I_d R_S + I_d R_D = g_m V_i r_d$$

$$I_d (r_d + g_m R_S r_d + R_S + R_D) = g_m V_i r_d \quad \leftarrow$$

$$I_d = \frac{g_m V_i r_d}{r_d + g_m R_S r_d + R_S + R_D} \quad \text{--- (5)}$$

$$r_d + g_m R_S r_d + R_S + R_D$$

$$V_o = -I_d R_D$$

$$V_o = -\frac{g_m V_i r_d R_D}{r_d + g_m R_S r_d + R_S + R_D}$$

$$r_d + g_m R_S r_d + R_S + R_D$$

$$A_v = \frac{V_o}{V_i} = \frac{-g_m V_i r_d R_D}{r_d + g_m R_S r_d + R_S + R_D} = \frac{-g_m r_d R_D}{r_d [1 + g_m R_S + \frac{R_S + R_D}{r_d}]}$$

*:

$$A_v = \frac{-g_m R_D}{1 + g_m R_S}$$

$$\because r_d \gg R_S + R_D$$


(6)

$$A_v = \frac{-g_m R_D}{1 + g_m R_S + \frac{R_S + R_D}{r_d}}$$

$$\therefore r_d \gg R_S + R_D$$

$$A_v = \frac{-g_m R_D}{1 + g_m R_S}$$

Common Drain Circuit Analysis / Source follower



JFET with Voltage divider bias:

Description

* The output voltage developed across the source Resistor (R_S)

* The external load (R_L) is coupled to the source

terminal through capacitor.

* The gate voltage (V_G) is derived from V_{DD} by means of voltage divider resistors R_1 & R_2 .

The source Voltage is


$$V_S = V_G - V_{GS}$$

* When an ac signal is applied to the gate via capacitor C_1 , the V_G is increased & decreased as the instantaneous level of the signal voltage raises & falls.


Quote:

* The ac output voltage is closely equal to the ac input voltage & the circuit can be said to have unity gain.

* Because the output voltage at the source terminal follows the signal voltage at the gate (V_{G1}). The common drain circuit is also known as a Source follower.



Ac equivalent circuit:-



⑦
① Input impedance (Z_i)

$$Z_i = R_{G1} = R_1 \parallel R_2$$

② Output impedance (Z_o)

$$I_s = g_m V_o$$

$$Z_{ss} = \frac{V_o}{I_s} = \frac{V_o}{g_m V_o} = \frac{1}{g_m}$$

$$Z_s = Z_{ss} \parallel r_d = \left(\frac{1}{g_m} \right) \parallel r_d$$

$$Z_o = Z_{ss} \parallel r_d \parallel R_s = \left(\frac{1}{g_m} \right) \parallel r_d \parallel R_s$$

③ Voltage gain (A_v)

$$A_v = \frac{V_o}{V_i}$$

$$V_o = I_s (R_s \parallel R_L) = g_m V_{gs} (R_s \parallel R_L)$$

$$V_i = V_{gs} + V_o = V_{gs} + g_m V_{gs} (R_s \parallel R_L)$$

$$V_i = V_{gs} [1 + g_m (R_s \parallel R_L)]$$

$$\therefore A_v = \frac{V_o}{V_i} = \frac{g_m V_{gs} (R_s \parallel R_L)}{V_{gs} [1 + g_m (R_s \parallel R_L)]} = \frac{g_m (R_s \parallel R_L)}{1 + g_m (R_s \parallel R_L)}$$

Comments:

The ac output voltage is usually closely equal to the input voltage, the voltage gain is normally taken as



$$\boxed{A_v \approx 1}$$

Common Gate Circuit Analysis:-

Introduction:


- * The input is applied between source & Gate. The output is taken between drain & gate.
- * The Gate voltage (V_{G1}) is at constant potential.
- * Thus increase in V_s in positive direction increases the negative gate to source bias voltages.
- * Due to the I_D decreases, decreasing the drop $I_D R_D$.
- * $V_D = V_{DD} - I_D R_D$, the reduction in I_D results in an increase in output voltage (V_o).
- * When V_s decreases opposite direction decreases the output voltage.
- * Thus we can say that there is no phase shift between input & output voltages.

Circuit



AC equivalent circuit:

8



① Input impedance: -

$$Z_i = R_s \parallel Z_i'$$

$$Z_i' = \frac{V_i}{I}$$

Derivation :- By KCL

$$I_{rd} = I + g_m V_{gs}$$

$$I = I_{rd} - g_m V_{gs} \quad \text{--- (1)}$$

where

$$I_{rd} = \frac{V_i - I R_D}{r_d} \quad \text{--- (2)}$$

sub (2) in (1) we get,

$$I = \frac{V_i - I R_D}{r_d} - g_m V_{gs} \quad \text{--- (3)}$$

$$V_i = -V_{gs} \text{ (or) } V_{gs} = -V_i \quad \text{--- (4) sub (4) in (3)}$$


$$I = \frac{V_i - I R_D}{r_d} - g_m (-V_i)$$

$$I = \frac{V_i - I R_D}{r_d} + g_m V_i$$

$$I = \frac{V_i}{r_d} - \frac{I R_D}{r_d} + g_m V_i$$

$$I + \frac{I R_D}{r_d} = \frac{V_i}{r_d} + g_m V_i$$

$$I \left(1 + \frac{R_D}{r_d} \right) = V_i \left(\frac{1}{r_d} + g_m \right)$$



$$V_i = I \left(1 + \frac{R_D}{r_d} \right)$$

$$\frac{1}{\frac{1}{r_d} + g_m}$$

$$Z_i' = \frac{V_i}{I} = \frac{1 + \frac{R_D}{r_d}}{\frac{1}{r_d} + g_m} = \frac{r_d + R_D}{\frac{r_d}{1 + g_m r_d}} = \frac{r_d + R_D}{1 + g_m r_d}$$

$$Z_i = Z_i' \parallel R_S$$


$$Z_i = R_S \parallel \frac{r_d + R_D}{1 + g_m r_d}$$

If $r_d \gg R_D$ & $g_m r_d \gg 1$

$$Z_i = R_S \parallel \frac{r_d}{g_m r_d} = R_S \parallel \frac{1}{g_m}$$

$$Z_i = R_S \parallel \left(\frac{1}{g_m} \right)$$

② Output impedance:



As input is short circuit, R_S is also short circuit & V_{gs} become zero & hence

$$Z_o = r_d \parallel R_D$$

If $r_d \gg R_D$

$$Z_o = R_D$$

Quote:

Life is short. Be of use.

③ voltage gain (A_v)

$$A_v = V_o / V_i$$

$$V_o = -I_d R_D = -g_m V_{gs} R_D$$

$$V_i = -V_{gs}$$



$$A_v = \frac{-g_m \cancel{V_{gs}} R_D}{\cancel{-V_{gs}}} = g_m R_D$$

$$\boxed{A_v = g_m R_D}$$

MOSFET

Metal oxide Semiconductor Field Effect Transistor

- ① Enhancement mode MOSFET common source circuit
- ② with a time varying (a.c voltage) source in series with the d.c source. We assume the time varying input signal is sinusoidal.
- ③ The transistor must be biased in the saturation region.



Important:

- * $V_i = V_{gs} \rightarrow \text{DC}$
- * $V_{gs} = V_{GSQ} + V_i \rightarrow \text{AC}$
- * Instantaneous drain current is

$$I_D = K_n [V_{gs} - V_{TN}]^2$$

$$I_D = K_n [V_{GSQ} + V_{gs} - V_{TN}]^2 = K_n \left[\underbrace{V_{GSQ} - V_{TN}}_a + \underbrace{V_{gs}}_b \right]^2$$

$$I_D = \underbrace{K_n (V_{GSQ} - V_{TN})^2}_{I_{DQ}} + \underbrace{2K_n (V_{GSQ} - V_{TN}) V_{gs}}_{\rightarrow i_d} \quad (a+b)^2 = a^2 + b^2 + 2ab$$

WKT:- $I_{DQ} = K_n (V_{GSQ} - V_{TN})^2 \quad i_d = 2K_n (V_{GSQ} - V_{TN})$

To find g_m :-



$$g_m = \frac{i_d}{V_{gs}} = \frac{2K_n(V_{GSQ} - V_{TN})}{V_{gs}}$$

$$g_m = 2K_n[V_{GSQ} - V_{TN}]$$

$$g_m = 2\sqrt{K_n I_{DQ}}$$



Small signal Equivalent ckt:-

Common source with NMOS transistor




$$r_o = [\lambda I_{DQ}]^{-1}$$


Common source with PMOS transistor:



Modeling the body effect:-




assume
 $V_B < V_S$
 $V_B < 0$
 Added layer
 due to $V_B < 0$
 to compensate V_{th} have
 to increase




For terminal
 NMOS devices
 with dc voltages

- The body effect occurs in a MOSFET in which the substrate (or) body is not connected to the source.
- For NMOS device, the body is connected to the most negative potential in the ckt & will be at signal ground.
- The V_{SB} must be greater than (or) equal to zero,



Basic Transistor Amplifier configurations: Common Source Configuration:



* Things to be remembered:

① r_d should be replaced by r_o in the MOSFET equivalent ckt.


② $\downarrow g_m V_{gs}$ replace by $\downarrow g_m V_{gs}$

③ $G \rightarrow$ replaced to \rightarrow

④ Add R_{si} in the MOSFET equivalent ckt

⑤ r_o consider to be finite

AC equivalent ckt:-



Analysis

(11)

① Input impedance Z_i :

$$Z_i = R_1 \parallel R_2 = R_G$$

② Output Impedance (Z_o):

$$Z_o = r_o \parallel R_D$$

③ Voltage gain (A_v): -

$$A_v = -g_m (r_o \parallel R_D) \cdot \frac{R_i}{R_i + R_{S_i}}$$

✱

① $V_{gs} = \frac{R_i}{R_i + R_{S_i}} \cdot V_i$



② $R_i = R_1 \parallel R_2$

✱

* MOSFET derivation similar to JFET.

Common drain / source follower:-

AC analysis



Input impedance (Z_i)

$$Z_i = R_G = R_1 \parallel R_2$$

Output impedance (Z_o)

$$Z_o = 1/g_m \parallel r_o \parallel R_S \quad [\text{Similar to JFET}]$$

✱

Quote

Failore will never overtake me if my determination to succeed is strong enough.

Voltage gain (A_v):

$$V_o = g_m V_{gs} (r_o \parallel R_s) \quad \text{--- ①}$$

Applying KVL to the outer loop, we have

$$V_{in} - V_{gs} - V_o = 0 \quad \text{--- ②}$$

$$V_{in} = V_{gs} + V_o \quad \text{--- ③}$$

sub ① in ③ we get,

$$V_{in} = V_{gs} + g_m V_{gs} (r_o \parallel R_s) = V_{gs} [1 + g_m (r_o \parallel R_s)]$$

$$V_{gs} = \frac{V_{in}}{1 + g_m (r_o \parallel R_s)}$$

Using VDR:-

$$V_{in} = \frac{R_i}{R_i + R_{si}} \cdot V_i$$



$$V_{gs} = \frac{1}{1 + g_m (r_o \parallel R_s)} \cdot \frac{R_i}{R_i + R_{si}} \cdot V_i \quad \text{--- ④}$$

sub ④ in ① we get

$$V_o = \frac{g_m (r_o \parallel R_s)}{1 + g_m (r_o \parallel R_s)} \cdot \frac{R_i}{R_i + R_{si}} \cdot V_i$$

$$A_v = \frac{V_o}{V_i} = \frac{g_m (r_o \parallel R_s)}{1 + g_m (r_o \parallel R_s)} \cdot \frac{R_i}{R_i + R_{si}}$$

- Common gate Amplifier (MOSFET) * r_o consider to be finite




Analysis

- Input Impedance (Z_i)

$$Z_i = R_s \parallel \frac{1}{g_m} \quad [\text{Similar to JFET}]$$


- Output Impedance (Z_o)

$$Z_o = R_D \parallel R_L$$



- Voltage gain (A_v)

$$V_o = -I_D (R_D \parallel R_L) = -g_m V_{gs} (R_D \parallel R_L) \quad \text{--- ①}$$



$$V_i - I_i R_{si} + V_{gs} = (-g_m V_{gs}) R_{si} - V_{gs}$$

$$V_i = (-g_m V_{gs}) R_{si} - V_{gs}$$

$$V_{gs} = \frac{-V_i}{1 + g_m R_{si}} \quad \text{--- ②}$$

$$V_o = -g_m \times \frac{-V_i}{1 + g_m R_{si}} \cdot (R_D \parallel R_L)$$

$$A_v = \frac{V_o}{V_i} = \frac{g_m}{1 + g_m R_{si}} \cdot (R_D \parallel R_L)$$

BICMOS cascode Amplifier:

① so far we have seen 2 basic amplifier techniques

① BJT $\begin{cases} \rightarrow \text{PNP Transistor} \\ \rightarrow \text{NPN Transistor} \end{cases}$

② MOSFET $\begin{cases} \rightarrow \text{NMOS FET} \\ \rightarrow \text{PMOS FET} \end{cases}$


* The BJT have a larger Transconductance than MOS Transistor

* Due to large Transconductance, they provide larger voltage gain


* MOS Transistors have an essentially infinite input impedance at low frequencies. Due to infinite input impedance, MOS transistor have zero input bias current.

* The advantages of these 2 technology can be exploited by combining bipolar & MOS Transistors on the same substrate such technology is known as BICMOS technology

Basic Amplifier stages:



(a) Fig: Bipolar Darlington Pair Configuration



Figb: BiCMOS Darlington pair configuration


- * It uses the bias current I_{bias} (or) some equivalent ~~some~~ element to control the quiescent current in transistor Q_1 .
- * The effective current gain of bipolar transistor Q_1 is boosted in this circuit.

Figb:

- * Here transistor Q_1 is replaced with MOSFET
- * This circuit has following advantages,
 1. An infinite input resistance
 2. A large transconductance due to the bipolar transistor Q_2

Circuit Analysis:-

Consider the small signal equivalent circuit.



- * Assume $r_o = \infty$ in both directions
- * The output signal current is

$$I_o = g_{m1} V_{gs} + g_{m2} V_{be} \quad \text{--- (1)}$$

Apply KVL in input loop,

$$+V_i - V_{gs} - V_{be} = 0$$

$$\boxed{V_i = V_{gs} + V_{be}} \quad \text{--- (2)}$$

$$V_{be} = g_{m1} V_{gs} \cdot r_{be} \quad \text{--- (3)}$$

Substitute ② in ③ we get

$$V_i = V_{gs} + g_{m1} V_{gs} r_{\pi}$$

$$V_i = V_{gs} [1 + g_{m1} r_{\pi}]$$

$$V_{gs} = \frac{V_i}{1 + g_{m1} r_{\pi}} \quad \text{--- (4)}$$

Substitute ③ in ① we get,

$$I_o = g_{m1} V_{gs} + g_{m2} \cdot g_{m1} V_{gs} r_{\pi}$$

$$I_o = V_{gs} [g_{m1} + g_{m2} g_{m1} r_{\pi}] \quad \text{--- (5)}$$

Sub ⑤ in ④ we get

$$I_o = \frac{(g_{m1} + g_{m2} g_{m1} r_{\pi})}{(1 + g_{m1} r_{\pi})} \cdot V_i$$

$$\boxed{I_o = g_m^c \cdot V_i}$$

where

g_m^c - Composite transconductance.

The composite transconductance (g_m^c) is approximately in order of magnitude greater than that of MOSFET.

The circuit has following

- ① A large transconductance
- ② An infinite input resistance.




Fig: Bipolar cascode configuration

