




SRM INSTITUTE OF SCIENCE AND TECHNOLOGY
TIRUCHIRAPPALLI CAMPUS


1. Sketch a Static CMOS gate computing $y = \overline{(A+B+C)} \cdot D$



2. Design a 4 to 1 mux using

1) Pass transistor logic.

S_1	S_0	y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3






SRM INSTITUTE OF SCIENCE AND TECHNOLOGY
TIRUCHIRAPPALLI CAMPUS

$$y = \bar{s}_1 \bar{s}_0 I_0 + \bar{s}_1 s_0 I_1 + s_1 \bar{s}_0 I_2 + s_1 s_0 I_3$$


$$y = \bar{s}_1 (\bar{s}_0 I_0 + s_0 I_1) + s_1 (\bar{s}_0 I_2 + s_0 I_3)$$



Pass transistor logic 4x1 mux.

ii) Transmission gate logic:


A	B	y
0	0	I ₀
0	1	I ₁
1	0	I ₂
1	1	I ₃





SRM INSTITUTE OF SCIENCE AND TECHNOLOGY TIRUCHIRAPPALLI CAMPUS


$$y = \bar{A}\bar{B} \cdot I_0 + \bar{A}BI_1 + A\bar{B} \cdot I_2 + ABI_3$$



Transmission gate logic using 4×1 mux


iii) Tristate Logic:

S_1	S_0	y
0	0	D_0
0	1	D_1
1	0	D_2
1	1	D_3






SRM INSTITUTE OF SCIENCE AND TECHNOLOGY
TIRUCHIRAPPALLI CAMPUS



Tri-state 4x1 mux.

iv)

DCVSL Logic:




DCVSL Logic 4x1 mux.




SRM INSTITUTE OF SCIENCE AND TECHNOLOGY TIRUCHIRAPPALLI CAMPUS

v) Pseudo Nmos:



Pseudo Nmos 4x1 mux.

Design a 2x1 mux using domino logic:



Domino Logic 2x1 mux.