\* The change in the drain current due to Change en gate to zowice voitage can be determined using the trians conductance factor 9m.

The another important parameter of JFET is drain resistance 8d.

Ma = 
$$\frac{\Delta V_{DS}}{\Delta I_D}$$
 |  $V_{CHS} = Constant$ 


It determines the output impedence Zo of the JFET complégies

The amplification factor my an IFET is defined as,

The parameters 9m, To and 4 one related by

JEET LOW Frequency a.c Equivalent circuet


Fig shows the small signal low frequency are equivalent circuit For 1-chancel JFET




JEET with Common source Voltage divided bias (Bypansed Rs) (2)

(With out Rs)


Circuit diagram:



Bypans capaciton replace by short circuit.



Ac equivalent circuit



\*The Circula is drawn by replacing all capacitors & d.c.
supply vortages with short circula

1. Expert Empedence (Zi)

Roy= R1 11 R2

Zi=Ron

Quote:

End is not the end, if fact E.N.D Means Effort revoldies!

### 2. Output Impedence (Zo)


It's the impedence measured looking from the output side with input voitage (Vi) is equal to zero.

\* if 82>>RD Ehen the output impedence is


Zo ~ RD

The negative sign indicate, there is a Phase shift of 180° between the input a Output voltage.

- \* The input impedence is represented by the open circuit at its input terminal, since Ica is zono.
- \* The output impedence is represented by To from drawn to socoice.
- \* When the value of external drawn resistance Rp is vory
  small as compared to the value of output impedences
  represented by 8d, its possible to replace 8d by open
  circuit.



Common source Circuit Analysis [ Basics]



Pescription


- The uput Exmuals are
  the gate & source. The output
  Re terminals are the drawn and
  source.
- 12) The source Earmund is Common to the both input of output.

  The circuit configuration is known as common source.
- 3 For positive going input signal CVs). There is a 180° phase shift between the input & the output.
- An increase in Vs increasing the Vgs. Thus raising the level of ID a increases the Voltage drop across RD.

This produces a decreases in the Level of VD, which is capacitor coupled to the circuit output as a regative going ac output voitage (Vo)

Consequently as Vs increases in a positive direction, Vo changes in negative direction.

Densequently, when Vs changes in negative direction, the resultant decrease in Vgs reduces Id and produce a positive-going output.




Quote:

Love good Job, but don't love your company because you may not know when your company stop loving you "


JFET with voltage divider Blas Cumbypassed Rs)

( with source Resulton)


circuit diagram:







Ac equivalent circul:



1 Typut impedence (Zi)

. Ra=RIIIR2

Z:= Ru


Quote: Small daily improvement over time lead to

stuning result.



where

$$Z_0 \ge \frac{V_0}{T_d}$$
 $V_1 = 0$ 



\* APPly KVL to the output ext

\* Apply KVL to the upat CXL.

sub Din O

$$A_{V} = -\frac{9_{m}R_{p}}{-\frac{1}{2}}$$

$$\frac{1+9_{m}R_{s} + R_{s} + R_{p}}{7_{d}}$$

$$\frac{1}{2}$$

Conmon Drain Circuit Analysis/Socale follower

The output voitage

C2 developed across the source

Resistor CRs

Rs ZRL\* The external load CRs.)

1s coupled to the source

Leuminal Horough capacitor.


\* The gate voltage CVa) is desired from VDD by means of voltage divides ourselstone RIRR2.


The source VOI Lage is Vs = Voi - Vois

\* When an ac signal is applied to the gate
Via Capacitor Ci the Voi is increased & decreased
as the instantaneous level of the signal voltage
raises & falls.

Quote:

- \* The acoutput voitage is closely equal to the aciaput voitage & the circuit can be said to have unity gain.
  - \* Because the output voltage at the source terminal follows the signal voltage at the gate (Voi). The Common drain circuit is also known as a Source followop.





$$T_{s} = g_{m}V_{o}$$

$$Z_{ss} = V_{o} = V_{o}$$

$$T_{s} = g_{m}V_{o} = J_{m}$$

$$T_{s} = g_{m}V_{o} = J_{m}$$

$$Z_{s} = Z_{ss} ||V_{d}|| = \left(\frac{1}{g_{m}}\right) ||V_{d}|| = V_{s}$$

$$Z_{o} = Z_{ss} ||V_{d}|| = \left(\frac{1}{g_{m}}\right) ||V_{d}|| = V_{s}$$

$$Av = \frac{V_0}{V_1^*}$$

Comments:


The ac output voltage is usually closely equal to the expuls voltage, the voltage gain is nounally taken as


# Common Grate Circuit Analysis:


### Introduction:

- \*The input is applied between source & Gate. The output is taken between drain & gate.
- \* The Grate voltage (Vor) is at constant potential.
- \* Thus increase en Vs in positive direction increases the regative gate to source bias voltages.
- \* Due to the ID decreases, decreasing the drop IDRD
- \* VD = VDD IDRD, the reduction in ID result in an increase in output voitage (Vo)
- \* When Vs decreases opposite direction decreases the output voitage.
- \* Thus we can say that there is no phase shift between input & output voitages.

#### ~ ircuit







1 I Apoit impedence:

$$Z_{i} = R_{s} \parallel Z_{i}$$

$$Z_{i}' = V_{i}$$

$$T = T_{rd} - g_{m}V_{gs} - 0$$

$$V_{i} - V_{gs}$$

$$V_{i} - V_{gs}$$

$$V_{i} = T_{rd} - g_{m}V_{gs} - 0$$

$$V_{i} - V_{gs}$$

$$V_{i} = T_{rd} - g_{m}V_{gs} - 0$$

$$V_{i} = T_{rd} - g_{m}V_{gs} - 0$$

$$V_{i} = -V_{i} = I_{rd} - g_{m}V_{gs} - 0$$

$$V_{i} = -V_{i} = I_{rd} - g_{m}V_{gs} - 0$$

$$V_{i} = -V_{gs} \quad (or) \quad V_{gs} = -V_{i} - G$$

$$V_{i} = -V_{i} = I_{rd} - g_{m}V_{gs} - G$$

$$V_{i} = -V_{gs} \text{ (or) } V_{gs} = -V_{i} - 9 \text{ sub } 9 \text{ in } 3$$

$$I = V_{i} - I_{Rp} - 9m(-V_{i})$$

$$I = V_{i} - I_{Rp} + 9mV_{i}$$

$$I(1+\frac{RD}{\gamma_d}) = Vi\left(\frac{1}{\gamma_d} + g_m\right)$$

$$V_i = \underline{x} \left( 1 + \frac{R_D}{r_d} \right)$$

$$\frac{1}{r_d} + g_m$$

$$Z_{i}^{2} = \frac{V_{i}}{T} = \frac{1 + \frac{R_{D}}{R_{D}}}{8d} = \frac{7d + R_{D}}{1 + 9m rd} = \frac{7d + R_{D}}{1 + 9m rd}$$


$$Z_{i}^{2} = Z_{i}^{2} + R_{S}$$

$$Z_i = R_s H \frac{\gamma A}{g_m} = R_s H \frac{1}{g_m}$$

$$Z_i = R_s H \left(\frac{1}{g_m}\right)$$

$$Z_i = R_s H \left(\frac{1}{g_m}\right)$$

2 Output empedence:



As input is short Circuit, Rs is also short circuit & Vgs become zero & hence

Quote:

Life is short. Be of use.

$$V_1 = -V_{gs}$$

$$A_{V} = -g_{m} V_{f} R_{D}$$

$$-V_{f} = g_{m} R_{D}$$

### MOSFET

Metal oxide Semiconductor Field Effect transistor


D'Enhancement Mode MOSFET common source Circuit


with a time vouying ca.c voitage socoice insories

with the d.c source. We assume the time voouying input

signal is sinusoidal.

2) The totansistor mut be biased in the saturation region.





## Important:


\* Instantaneous drain coverent is

$$C_{D} = K_{n} \left[ V_{OISQ} + V_{gs} - V_{TN} \right]^{2} = K_{n} \left[ V_{OISQ} - V_{TN} + V_{gs} \right]$$


$$C_{D} = K_{n} \left( V_{OISQ} - V_{TN} \right)^{2} + 2K_{n} \left( V_{OISQ} - V_{TN} \right) V_{gs} \quad Ca + b)^{2} = a^{2} + b^{2} + 2ab$$

### Small signal Equivalent CKE:


Common source with NMOS Enancistor




### Common source with proce transstor:




Modeling the body affect: -







- · The body effect occurring a mospet in which the substrate (or) body is not connected to the source.
- · For NMOS device, the body is corrected to the nontnegative potential in the ckt of ciril be at signal ground.
- · The VSB poust be greater than cor, equal to Zero,



Basic Louistor Amplifier configurations! Common source Configuration:





Analysis

D Input impedence Zi:

2 Output Impedence (Zo):

3 Voitage gain (Av):-

$$Av = -9m (7011Rp) \cdot \frac{R^{\circ}}{R^{\circ}_{1} + R_{3}^{\circ}}$$


$$R^{\circ}_{1} + R^{\circ}_{2}$$

$$R^{\circ}_{1} + R^{\circ}_{3}$$

$$R^{\circ}_{1} + R^{\circ}_{3}$$

\* Mosfet deviation simillion to IFET.

### Common drain / socoice follows: -



Output impedence (Zo)

Quote: Failcore will rever overtake me if my determination to succeed is strong enough.


(II


```
Voitage grûn (Av):
         Vo = 9mVgs ( Vo 11Rs) - 0
    Applying KVL to the outer loop, we have
      Vin-Vgs - Vo -2
     Von= Vgs + Vo -3
sub 1 in 3 ever got,
     Vo = Vgs + 9mVgs CrollRs) = Vgs[1+9mCrollRs)]
 Wing VDR: - Vin = Ri Vi
         Vgs = 1 . Ri . Vi - 4
    sub Din D we get
             Vo = 9m. Croll Rs) Ri Vi
                  1+9m(YOURS) Ri+Rsi
       Av= Vo

Vi = 9mcVo11Rs) Ri

1+9mcVo11Rs) Ri+Rsi
```

Common gate Amplyios (MOSPET) \* 18 % consider to be faite






Analysis

1 Input Impedence (Zi)

L Simillian to JET]

2 Output Impedence (Zo)



3 Voi Lage gain (Av)

$$Vi = (-9mVgu)Rsi - Vgu =$$

$$V_{qs} = -\frac{V_1^{\circ}}{1 + g_m R_{si}^{\circ}} - 2$$

BICHOS Cascode Amplyior:

1) so joi une have seen 2 basic amply ver techniques

O BIT - PNP Transistor
NPN Transistor


@ MOSFET -> PMOS FET

\* The BIT have a læger Eriansconductance Ethan MOS Erians; tor \* Due to læge Eriansconductance, they provide læger Voitage gain


\* MOS Emansistors have an essentially enjurte input impedence at low frequencies. Due to infinite input impedence, MOS transistor have ZOTO input bias Cerotest.

\* The advantages of these 2 technology can be exploited by combining bipolar & mos transistors on the same substrate such technology is known as Bicmos technology

# Basic Amplifier stages:



can Fig: Bipolar
Demlingtion Pair
Configuration



Darlington pair configuration

\*It uses the bias Covorent I bias (or) some equivalent strange element to control the quiescent covorent in branastor.

\* The effective current gain of bipolar transistor (No. (Ji)) is boosted in this circuit.

Figb:

\* Here Lowistor On is replaced with Mospet


\* A This circuit has following advantages,

1. An injinite input resistance

2. A large Enanconductance due to the bipolon

Circuit Analysis:

Consider the small signal equivalent circuit.



\* Assume 80=00 in both directions

\* The output signal ewount is

APPly KVL in risport loop,

$$V_{i} = V_{gs} + V_{tt} - 2$$

$$V_{tt} = 9_{m_{i}} V_{gs} \cdot V_{tt} - 3$$

cascode configuration