Course	21CSS201T	Course	COMPUTER ORGAN	NIZATION AND ARCHITECTURE	Course	S	Engineering Sciences	L	Т	Р	С
Code		Name			Category			3	0	0	3
Pre-		Nil	Co-	Nil	Prog	ressi	Nil				
requisite			requisite		,	re					
Courses			Courses		Cou	ırses					
Course O	Course Offering Department School of Computing Data Book / Codes / Standards Nil										
Course Le	Course Learning Rationale (CLR): The purpose of learning this course is to: Program Outcomes (PO) Program								1		

2

De

Co

Мо

Th

En Et

En Pr

Course Le	arning Rationale (CLR):	The purpose of learning this course is to:					
CLR-1 :	Understand the Fundame	ntals of computers, Memory operations and Addressing Modes					
CLR-2:	Know about Functions of	Know about Functions of Arithmetic and Logic unit					
CLR-3:	Explore the Operations of Control Unit, Execution of Instruction and Pipelining						
CLR-4:	Classify the Need for Parallelism, Multicore and Multiprocessor Systems						
CLR-5 :	Understand the Concepts and functions of Memory unit, I/O unit						

Trilow about 1 unctions of Final metic and Logic and			l ' ' .	100	00	1010					00	' '	L11	<u>'</u>	'	'		
Explore the Operations of Control Offit, Execution of instruction and ripelining		gin ee	obl em	sig n/d	nd uct	de rn	e en	vir on	hic s	ivi du	m mu	oje ct	e Lo	S	S O	S O		
Classify the Need for Parallelism, Multicore and Multiprocessor Systems		rin	An	ev	inv	То	gin	me		al	nic	Mg	ng	-1	-2	-3		
Understand the Concepts and functions of Memory unit, I/O unit			g Kn	aly sis	elo pm	est iga	ol Us	ee r	nt &		& Te	ati on	t. &	Le arn				
) (utcomes (CO):	At the end of this course, learners will be able to:	ow led ge		ent of sol uti on s	tio ns of co mp lex pr obl em s	ag e	an d so cie ty	Su sta ina bili ty		am W ork		Fin an ce	ing				
	Identify the computer hard	dware and how software interacts with computer hardware	3	2	-	-	-	-	-	-	-	-	-	-	1	-	-	
	Apply Boolean algebra as sequential logic circuits	s related to designing computer logic ,through simple combinational and	3	2	-	-	-	-	-	-	-	-	-	-	-	2	-	
		eration of Basic Processing units and the performance of Pipelining	3	-	-	-	-	-	-	-	-	-	-	-	-	-	1	
	Analyze concepts of para	llelism and multi-core processors.	3	-	-	-	-	-	-	-	-	-	-	-	-	2	-	
	Classify the memory technologies, input-output systems and evaluate the performance of memory		3	2	-	-	-	-	-	-	-	-	-	-	-	3	-	

Unit-1 - Introduction to Number System and Logic Gates

9 Hour

Specific

outcomes

Pr

Co

Ind

Lif

Number Systems- Binary, Decimal, Octal, Hexadecimal; Codes- Grey, BCD, Excess-3, ASCII, Parity; Binary Arithmetic- Addition, Subtraction, Multiplication, Division using Sign Magnitude, 1's compliment, 2's compliment, BCD Arithmetic, Logic Gates-AND, OR, NOT, NAND, NOR, EX-OR, EX-NOR.

Unit-2 - Basic Structure of computers

system

9 Hour

Functional Units of a computer, Operational concepts, Bus structures, Memory addresses and operations, assembly language, Instructions, Instruction sequencing, Addressing modes. Case study: 8086.

Unit-3 - Design of ALU

Course Outcomes (CO):

CO-1:

CO-2:

CO-3: CO-4:

CO-5:

9 Hour

De Morgan's Theorem, Adders, Multiplier – Unsigned, Signed, Fast, Carry Save Addition of summands; Division–Restoring and Non-Restoring; IEEE 754 Floating point numbers and operations.

Unit-4 - Control Unit

9 Hour

Basic processing unit, ALU operations, Instruction execution, Branch instruction, Multiple bus organization, Hardwired control, Generation of control signals, Micro-programmed control; Pipelining: Basic concepts of pipelining, Performance, Hazards-Data, Instruction and Control, Influence on instruction sets.

Unit-5 - Parallelism 9 Hour

Need, types, applications and challenges, Architecture of Parallel Systems-Flynn's classification; ARM Processor: The thumb instruction set, Processor and CPU cores, Instruction Encoding format, Memory load and Store instruction, Basics of I/O operations. Case study: ARM 5 and ARM 7 Architecture

Learnin g Resourc

- CarlHamacher, Zvonko Vranesic, Safwat Zaky, Computer Organization, 5thed., McGraw-Hill, 2015
- KaiHwang, Faye A. Briggs, Computer Architecture and Parallel Processing", 3rded., McGraw Hill, 2 016
- 3. GhoshT.K., Computer Organization and Architecture, 3rded., TataMcGraw-Hill, 2011
- 4. P.Hayes, Computer Architecture and Organization, 3rded., McGraw Hill, 2015.

- 5. WilliamStallings, ComputerOrganizationandArchitecture— DesigningforPerformance, 10thed., Pearson Education, 2015
- 6. DavidA.PattersonandJohnL.HennessyComputerOrganizationandDesign-AHardwaresoftwareinterface,5thed.,Morgan Kaufmann,2014

	Bloom's		Summative					
	Level of Thinking	CLA-1 Avera	native age of unit test 0%)	CL	g Learning .A-2 0%)	Final Examination (40% weightage)		
		Theory	Practice	Theory	Practice	Theory	Practice	
Level 1	Remember	30%	-	30%	-	30%	-	
Level 2	Understand	30%	-	30%	-	30%	-	
Level 3	Apply	20%	-	20%	-	20%	-	
Level 4	Analyze	20%	-	20%	-	20%	-	
Level 5	Evaluate	-	-	-	-	-	-	
Level 6	Create	=	-	-	-	=	-	
	Total	10	0 %	10	0 %	10	0 %	

Course Designers								
Experts from Industry	Experts from Higher Technical Institutions	Internal Experts						
1. Mr.Saminath Sanjai, Borqs Technologies,Inc. Bengaluru		1. Dr.K.Vijaya, Dr.Anitha D, SRMIST						