

O Programmable Logge Averay: [Both AND and OR gates are programmable] Implement the following functions using PLA Fi= 2m(1,2,4,6), F2-2m(0,1,6,7), F3 = 2m(2,6): Step 1 -> Truth table: ABCFIFZ FA



Logie diagram: ABC 10



Logic diagram. 3 Programmable Read Only Memory [PROM] Disign a Combinational as ctruit using a PROM, the circuit accepts 3 bit binary number and generates its equivalent excess 2-code

Inputs			1	Outputs			
B2	В,	Bo	Ea	Eg ¹	E1	Eo	
0	0	0	0	0	1	1	
0	0	1	0	1	0	0	
0	1	0	0	1	0	1	
0	1	1	0	1	1	0	
1	0	0	0	1	1	1	
1	0	1	1	0	0	0	
,	1	0	1	0	0	1	
			1	0	1	0	

B
$$E_0 = \Sigma_m(0, 2, 4, 6)$$

 $E_1 = \Sigma_m(0, 3, 4, 7)$
 $E_2 = \Sigma_m(1, 2, 3, 4)$
 $E_3 = \Sigma_m(5, 6, 7)$

