

23/08/23 Mednesday. Unit-2 Multiplexer - Universal Logic Circuit. Mux - data Selector or many to One Circuit. Parallel to Serial Converter. n Select lines, input lines an Multiplexer involes AND & OR gate. Multiplexer for implementing Boolean functions. n variables -> n-1 Selection inputs. 1st n-1 variables are connected to Sebettion functions. AND gate! XUM 1XB & Jugar July 1 6 -> Y = A-B \* 2 input variables \* 1 Select unput =>2x1 MUX  $\begin{array}{c} y \\ 0 \\ B \end{array}$ OR gate: -> Y = A + B \* 2 imput variables 1 Select





31 08 2023 Thursday

Encoder:

## theoders:

\* Compainational Logic function has 2" input lines and n output climes.

n output lines -> binary code -> 2n input lines

Input = 2"

Output -n

Encoder - 2": n

OF Four to two lines Binary Encoder.

(2)

Truth table

Decemal	1000	Input Output									
value	$I_3$	I2	1,	I Jo	By	86					
0	0	0	0	1	0	0					
1	0	0	!	0	0	3/30					
2	.0	1	0	0	1	0					
3	1	0	0	0	11	1					
1 A trut	71				100	-					

	1		•	
I, I2 I,	I'd form	-143	-	
T V	1 9 6	0	9	
	•	>	1	BI
5 1 4			0	4
	1-0		0	0
		>	_ Bo	
	1			

D) Eight to three lines Binary Incoder.


Touth table:


Decimal value	e			Ing	sut		AL NO	Til	0	etpu	t	
000	I,	I6	I5	I4	I3	Iz	I,	I.	Ba	B,	Bo	T
0	0	D	0	0	0	0			0	0	0	-
	0	0	0	0	0	0	1	0	0	0	0	11
, 2	0	0	0	0	0	1	0	0	0	0	0	1
3	0	0	0	0	1	0	0	0	0	9	0	
4	0	0	0	1	0	0	0	0	0	0	0	
5	0	0	1	0	0	0	0	0	0	0	0	
6	0	1	0	0	0	0	0	0	0	0	0	
7	1	0	0	0	0	0	0	2	0	6	0	
×	1								9	-	9	
Dutput	-	-	-		-	-			-	-		


Bo = I, + I3 + I5 + I7

B, . I2+ I3 + I6 + I7

B2 = I4 + I5 + I6 + I7







Decoder Vs Demuttiplexer: -> Decoder is many inputs to many outputs There are no Selection lines. -> One input to many output Selection of Specific suspect line is Controlled by the value of Selection lines.

07/0

```
Magnitude Comparator
```

- Compare the values of two numbers.

Step 1: Sf A = B o if not

Start Comparing from MSB [MSB - Most Significant bit]

Step 2: A > B (or) A < B.

Design equations:

A >B : A 1B' + A 0 B 1' B 0' + A 1 A 0 B 0'

A = B : Al AO 'BI BO' + AL AOB' BO + A I A OB I BO + A I AO' BI BO'

: Al'BI' (AO'BO' + AOBO) + AIBI (AOBO + AO'BO')

: (AOBO + AO'BO') (AIBI + AI'BI')

: (AO Ex-Nor BO) (AI Ex-Nor BI)

A < B : A1 B1 + A0 B1 B0 + A1 A0 B0.

07 09 2023 Thursday

Binary to Gray code Conversion

Ly Non-weighted code. Gray to Binary Bi= Gi G1 = B1 Bz = GI & GZ Ga = B1 A Ba B3 = G2 ( G3 G3 = B2 7 B3 B4 = G3 + G4 G4 = B3 (7) B4

Four Bit Binary Four Bit Gray code.								
B,	B <sub>2</sub>	B3	B4 (	Gi	G2	- Gs	Gy	
0	0,	0	0	0	0	0	0	
0	0	. 0	· Vice	0	0	.6	1,1	
0	0	0-1950	0	0	0	1	1	
0	0	1	1	0	0	1	0	
0	1	0	0	0	1	1 8	0	
0	1	0	1	0	1	4 8	AI	
0	1	1	0	0	anth	0	-1	
0	1	1 38	DAIL	0	. 1	0.	0	
7317,0	10-	0	0	1	1	0	40	
1/2	0	0	+09,80	1111	1	101	8 4	
	0	3131	0 3	AL	a de s	1.1.	1	
	0		- Idias	111	1	1.	0	
1	1	0 3 400	0	1	0	1:1	0	
1		0	111	1	0	113	1	
			0	113	0	140	. 1	
		James also	> perc		0	0	0	
Wais.	1.	xle. Green	3 635	a f		1	ma hole	
	2 2	Jane L			noli-1		pobses!	

Es Colles

De Co C Ca

G. - B. @ F.

18 - 19 5

60 1 to E 84