



1. Sketch a Static CMO8 gate computing $Y = (A + B + C) \cdot D$



a. Design a 4 to 1 mux using

Pass transister legic.


8,	So	y
0	0	Io
0	1	4
1	D	I2
1	1	13





$$y = \bar{S_1}\bar{S_0}\,I_0 + \bar{S_1}\bar{S_0}\,I_1 + \bar{S_1}\bar{S_0}\,I_2 + \bar{S_1}\bar{S_0}\,I_3$$

 $y = \bar{S_1}\left(\bar{S_0}\,I_0 + \bar{S_0}\,I_1\right) + \bar{S_1}\left(\bar{S_0}\,I_2 + \bar{S_0}\,I_3\right)$




Pass transister logic 4x1 mex.

Transmission gate logic:

11






Teransmission gate logic using 4x1 mux

(iñ


$$\begin{array}{c} \mathcal{D}_{0} \longrightarrow \\ \mathcal{D}_{1} \longrightarrow \\ \mathcal{D}_{2} \longrightarrow \\ \mathcal{D}_{3} \longrightarrow \\ \mathcal{S}_{1} \longrightarrow \\ \mathcal{S}_{0} \longrightarrow \\ \mathcal{S}_{1} \longrightarrow \\ \mathcal{S}_{0} \longrightarrow \\ \mathcal{S}_{1} \longrightarrow \\ \mathcal{S}_{0} \longrightarrow \\ \mathcal{S}_{1} \longrightarrow \\ \mathcal{S}_{2} \longrightarrow \\ \mathcal{S}_{3} \longrightarrow \\ \mathcal{S}_{1} \longrightarrow \\ \mathcal{S}_{2} \longrightarrow \\ \mathcal{S}_{3} \longrightarrow \\ \mathcal{S}_{4} \longrightarrow \\ \mathcal{S}_{1} \longrightarrow \\ \mathcal{S}_{2} \longrightarrow \\ \mathcal{S}_{3} \longrightarrow \\ \mathcal{S}_{4} \longrightarrow \\ \mathcal{S}_{5} \longrightarrow \\ \mathcal{S}_{6} \longrightarrow \\ \mathcal{S}_{6} \longrightarrow \\ \mathcal{S}_{7} \longrightarrow \\ \mathcal{S}_{1} \longrightarrow \\ \mathcal{S}_{2} \longrightarrow \\ \mathcal{S}_{3} \longrightarrow \\ \mathcal{S}_{4} \longrightarrow \\ \mathcal{S}_{5} \longrightarrow \\ \mathcal{S}_{6} \longrightarrow \\ \mathcal{S}_{6} \longrightarrow \\ \mathcal{S}_{6} \longrightarrow \\ \mathcal{S}_{6} \longrightarrow \\ \mathcal{S}_{7} \longrightarrow \\ \mathcal{S}_{7} \longrightarrow \\ \mathcal{S}_{8} \longrightarrow \\ \mathcal{S}_{7} \longrightarrow \\ \mathcal{S}_{8} \longrightarrow$$








v) Pseudo Nmos:



Pseudo Nmos 4x1 mux

Design a 2x1 mux using domino logéc:



Domino Logic 2x1 mex.