Reg. No		3- 3	
reg. 110			

B.Tech DEGREE EXAMINATION, NOVEMBER 2023

Third Semester

18ECC103J - DIGITAL ELECTRONIC PRINCIPLES

(For the candidates admitted during the academic year 2020 - 2021 & 2021 - 2022)

Note:

Page 1 of 3

i. Part - A should be answered in OMR sheet within first 40 minutes and OMR sheet should be handed over to hall invigilator at the end of 40th minute.

ii. Part - B and Part - C should be answered in answer booklet.

Time	ne: 3 Hours		Max. Marks: 100			
	PART - A (20 × 1	= 20 Marks)	Mar	ks BL	CO	
	Answer all Q					
1.	BCD equivalent of (57) ₁₀ is (A) 1010 1111 (C) 0101 0111	(B) 1110 0101 (D) 0110 0101	1	1	1	
2.	Find the 2's Complement of 1011011 (A) 0100101 (C) 0100111	(B) 0100100 (D) 1011000	1	1	1	
3.	Convert Binary (1011) ₂ to Gray		1	1	1	
	(A) 1111 (C) 0001	(B) 1110 (D) 1010				
4.	Expansion of ASCII (A) American Standard code for Information Interchange (C) American Standard code for Identity Information	(B) American Standard code for Interchange Information(D) American Standard code for Identity Interchange	1	1	1	
5.	The main disadvantage of TTL, with Tota (A) High power dissipation	em pole output is (B) Wire ANDing operation is not allowed	1	1	2	
	(C) Low fan out	(D) Low noise Margin				
6.	A Logic signal experiences a delay in a delay times are defined as (A) t PLH & t PHL (C) t HPL & t HPL	(B) t _{DLH} & t _{DHL} (D) t _{LDH} & t _{HDL}	1	1	2	
7.	Which logic family provides minimum p (A) TTL (C) ECL	ower dissipation?	1	1	2	
8.	If a logic circuit has a fan-out of 8 then the (A) Has 8 inputs (C) Can drive maximum of 8 inputs	ne circuit (B) Has 8 outputs (D) Gives output 8 times the input	1	1	2	
9.	The device which changes from serial da (A) Counter (C) Demultiplexer	ta to parallel data is (B) Multiplexer (D) Flip flop	1	1	3	
10.	solution?	which of the following is the preferred	1	1	3	
	(A) serial adder(C) adder with a look-ahead carry	(B) parallel adder (D) full adder				

24NA3-18ECC103J

11.	Which one of the following set of gates is generation? (A) AND, OR, NOT gates (C) NAND gate	best suited for parity checking and parity (B) Ex-NOR, Ex-OR gates (D) AND gate	1	1	3
12.	A combinational circuit with n inputs and n (A) Encoder (C) Multiplexer		1	1	3
13.	How many Flip-Flops are required for mod (A) 5 (C) 3	I–16 counter? (B) 6 (D) 4	[©] 1	1	4
14.	Data can be changed from special code to t (A) Shift registers (C) Combinational circuits	emporal code by using (B) Counters (D) A/D converters	1	1	4
15.	A ring counter consisting of five Flip-Flops (A) 5 states (C) 32 states	s will have (B) 10 states (D) Infinite states	1	1	4
16.	In a JK Flip-Flop, toggle means (A) Set Q = 1 and Q = 0 (C) Change the output to the opposite state	(B) Set Q = 0 and Q = 1(D) No change in output	1	1	4
17.	EPROM contents can be erased by exposin (A) Ultraviolet rays (C) Burst of microwaves	g it to (B) Intense heat radiations (D) Infrared rays	1	1	5
18.	memory is a volatile memory. (A) ROM (C) PROM	(B) RAM (D) EEPROM	1 .	1	5
19.	The difference between a PLA and a PAL i (A) the PLA has a programmable OR plane and a Programmable AND plane, while PAL only has a programmable AND plane (C) the PAL has more possible product terms than the PLA	s (B) the PAL has a programmable OR plane and a programmable AND plane, while the PLA only has a programmable AND plane (D) PAL and PLA are the same thing	1	1	5
20.	What is the storage element for a static RA (A) Diode (C) Capacitor	M? (B) Resistor (D) Flip flop	1	1	5
	PART - B $(5 \times 4 = 2)$ Answer any 5 Qu		Marl	cs BL	CO
21.	Simplify A + AB + ABC + ABCD + ABCD	DE using Boolean laws.	4	3	1
22.	2. Perform the BCD addition of [917] _{BCD} + [215] _{BCD} .		4	2	1
23.	Explain the DTL circuit.		4	4	2
24.	Design a half subtractor circuit.		4	1	2
25.	5. Explain 2-bit synchronous up counter using D Flipflop with timing diagram.		4	4	3
26.	Obtain the characteristic table and excitation	on table for SR flip flop.	4	3	3

27.	Implement the following Boolean functions using PROM. $A(X,Y,Z)=\sum m(5,6,7)$ $B(X,Y,Z)=\sum m(3,5,6,7)$	4	3	4
	PART - C (5 × 12 = 60 Marks) Answer all Questions	Mar	ks BL	CO
28.	 (a) Simplify the Boolean function Y(A, B, C, D) = Σ m(0,1,3,5,9,12)+Σ d(2,4,6,7,11) (OR) (b) Apply De Morgan's theorem to simplify (A+BC')'. 	12	3	1
29.	(a) Explain the operation of Multi emitter TTL NAND gate. (OR) (b) Explain the circuit of PMOS NAND gate and PMOS NOR gate.	12	1	2
30.	 (a) Design a 3:8 decoder. (OR) (b) Design and implement the logic function F(A,B,C,D)=∑m(0,1,3,4,8,9,15) using 8:1 multiplexer. 	12	4	3
31.	(a) Design a universal Shift register. (OR) (b) Design MOD-8 counter using D-Flip flop.	12	4	4
32.	(a) Implement the following Boolean functions using a $3 \times 4 \times 2$ PLA. $F_1(A, B, C) = (3, 5, 6, 7)$ and $F_2(A, B, C) = (0, 2, 4, 7)$	12	4	5
	(b) Implement the following Boolean function using PAL $w(A, B, C, D) = \sum m(0, 2, 6, 7, 8, 9, 12, 13)$ $x(A, B, C, D) = \sum m(0, 2, 6, 7, 8, 9, 12, 13, 14)$ $y(A, B, C, D) = \sum m(2, 3, 8, 9, 10, 12, 13)$ $z(A, B, C, D) = \sum m(1, 3, 4, 6, 9, 12, 14)$			

Page 3 of 3