

TIRUCHIRAPPALLI CAMPUS

L. G. Pradeep

RAAA 1100A0500A6

Bigital dogic Desces

Assignment — III

BoTECHo&C& - II - Year



## Programmable Logic Array

The PLA is similar in concept to the PROM, except that the PLA does not provide full decoding of the variables and does not generate all the minterms. The decoder is replaced by an array of AND gates that can be programmed to generate any product term of the Input variables. The product terms are then connected to OR gates to provide the oum of products for the required Boolean functions,

 $F_1 = AB^2 + AC + A^2BC^2$ 


Fa = (AC+BC)

Inputs Programmable
AND array

Programmable Outputs
OR array



TIRUCHIRAPPALLI CAMPUS



TIRUCHIRAPPALLI CAMPUS

PLA Programming Table

	0 0 1				Outp	uts
	Product	I In	pur	to	(T)	(c)
	Terms	A	B	C	F,	F2
AB"	1	1	D	-	011	-
AC	2	1	1	1	11	1
BC	3 1		-1	1	124	1
A'BC'	4	0	1	0	1	

Example:

Implement the following two boolean functions with a PLA:

the combination that gives the minimum number of product terms is

TIRUCHIRAPPALLI CAMPUS

### PLA Programming table

	Product	Inputs	Outputs (C) (F)
	term	A B C	F, E
AB*	1_	1 01 _	1 -
AC	2	1 - 1	1 +
BC	3	= 1 11	- 1
A'BC	4	0 10	110-

		(	Prog	mm	mable	Arra	ay
BC	00	01	11	10	M. C.	A BC	00
0	1	1	0	1	61/10 33	0	1
AS 1	1	0	0	0	F	961	0

A BC	00	01	11	10
0	1	0	0	0
ASI	0	1	1	1

logic

the entitled that the est with missing

El EUNIST 1387 13 45 13 130 WALL

FO = AB + DO + ABC



## Programmable logic device

The PAL 99 a program mable logge devices with a fixed on array and a program mable AND array. Because only the AND gates are programmable, the PAL 95 easier to program Than, but & not as flexible as, the PLA. The logge configuration of a typical PAL with four inputs and four outputs Each input has a buffer - Inverter gate, and each output & generated by a fixed OR gate. There are four sections in the unit, each composed of an AND-OR array that is three wide, the term used to indicate that there are three programmable AND gates in each section and one fixed QR gate. Each AND gate has 10 programmable input connections, The horizontal line symbolizes the multiple input configuration of the AND gate.



One of the outputs is connected to a buffer-inverted gate and then fed back into two Inputs of the AND gates.

Commercial PAL devices contain more gates than the one. A typical PAL integrated circuit may have eight inputs, eight outputs, and elght sections, each consisting of an eight -while AND-OR array, the actput terminals are cometimes driven by three-state buffers or Enverters.

In designing with a PAL, the bookean. functions must be simplified to fit into each sections Unlike the stuation with a PLA, a product term cannot be shared among two or more on gates therefore, each function can be simplified by Itself, without regard to common terms.



TIRUCHIRAPPALLI CAMPUS

The number of product terms in each Sections is fixed, and if the number of terms in the function is too large, It may be necessary to use two extrons to implement one boolean functions


Inputs

Programmable AND array Flored Outputs OR array

Product		AN	19 =	Inpu	ts	Mutat
terms	A	B	C	Ð	W	Outputs
1	1	1	D	-	-	$W = ABC^2 + ABCB^2$
2 3	0	0	<i>1</i>	0	<u>-</u>	
456	1	1	1	7	_	x = A + BCD
3	=	1	1	1	-	Marie
7 89	0 =	70				$y = A^2B + CD + BD^2$
10	1	111	-0	<del>-</del>	1	$Z=W+ACD^2+$
100	0	D	0	1	-	A'B'C'D



TIRUCHIRAPPALLI CAMPUS





#### Programmable Read-only Memory


For small quantities, it is more economical to use a second type of ROM called programmable read-only memory, or PRDM. When ordered, PROM units contain all the fuses intact, giving all is in the bits of the stored words the fuses in the PROM are blown by the application of a high-voltage Pulse to the device through a special oino A blown fuse defines a binary o state and an Portact fuse gives a binary 1 state. This procedure allows the user to program the PROM in the laboratory to achieve the desired relationship between input address and stored words. Special instruments called PROM programmers are avaslable commercial to facilitate the procedure.



TIRUCHIRAPPALLI CAMPUS

Example:

OV=AB+ABE, ABE+ABE




U- AB+ABE, ABE+ABC

My an Shallout band Hall

to facilities the precedence.



TIRUCHIRAPPALLI CAMPUS



Programmable Outo

a	> A2 0}-	-> F.
b -	A2 00-	
0	7 AO 9-	> F2

Aa	A,	Ao	Fi	Fa
0	0	0	1	0
0	0	1	1	1
0	1	D	D	
0	1	1	1	P
1	0	0	0	0
1	0	1	1	1
1	1	0	0	
1	1	1	1	
				0



TIRUCHIRAPPALLI CAMPUS

