

Dr. D. Y. Patil Unitech Society's

Dr. D. Y. Patil Institute of Technology

Pimpri. Pune 411018

### REGISTRATION

One Week Faculty Development Program

### **Fundamentals of Chip** Designing

22<sup>nd</sup> - 27<sup>th</sup> January 2024

### **IMPORTANT DATES**

**ONLINE REGISTRATION OPENS:** 

15-01-2024

LAST DATE OF ONLINE REGISTRATION: 21-01-2024

NOTE: After confirmed registration join the WhatsApp group through link.

Registration fee for Participants is:

Rs. 200/- (UG/PG/ Research Scholars/Faculty)



Scan OR Code to Register

### **INSTITUTE BANK DETAILS**

Bank Name: HDFC BANK

Branch: Aundh Pune

A/c Name: DR D Y PATIL ITR TUITION DEV FUND A/C

SB A/c No.: 50100133515195

IESC COde: HDFC0000052

### Venue of the FDP:

The FDP will be organized in Hybrid mode at Dr. D.Y. Patil Institute of Technology . Sant Tukaram Nagar, Pimpri ,Pune -411018

### CHIEF PATRON

Hon, Dr. P. D. Patil Chairman, Dr. D. Y. Patil Unitech Society

### PATRON

Hon. Dr. Somnath Patil Secretary, Dr. D. Y. Patil Unitech Society

### **ADVISORY PANEL**

Dr. Avinash Thakur Executive Director, Dr. D. Y. Patil Unitech Society

Prof. Dheeraj Agrawal Director, CCR, Dr. D. Y. Patil Unitech Society

### CONVENER

Dr. Lalitkumar Wadhwa Principal, Dr. D. Y. Patil Institute of Technology

### COORDINATORS

Dr. D. G. Bhalke HoD, E&TC

Dr. Priti Shende Associate Professor, E&TC

Dr. Smita Desai Assistant Professor, E&TC

### **CONTACT PERSON**

Dr. Priti Shende Associate Professor, E&TC



+91 8767065496



priti.jawale@dypvp.edu.in

Dr. D. Y. Patil Unitech Society's

Dr. D. Y. Patil Institute of Technology

Pimpri, Pune 411018

Affiliated to Savitribai Phule Pune University, Approved by AICTE New Delhi and DTE Maharashtra

Accredited by NAAC with 'A++' Grade | NBA Accredited Programs









Under the aegis of: BoS E&TC, SPPU

One Week Faculty Development Program

## **Fundamentals of** Chip Designing

22<sup>nd</sup> - 27<sup>th</sup> January 2024

**Organized By** 

Department of Electronics and **Telecommunication Engineering** (NBA Accredited)



### **ABOUT INSTITUTE**

. The oldest campus of Dr. D. Y. Patil group of Institutions, this campus was started in year 1983 and further nurtured by our visionary Chairman Hon'ble Dr. P. D. Patil with the vision 'Empowerment through knowledge' Better Education Better World. The institute is being progressed under the dynamic leadership of Hon'ble Dr. Somnath Patil.

Institute has well maintained lawns, trees and handy plantations and is located in the heart of the city. Walkable distance from public transports such as Bus, Railway and Metro. This institute offers 9 Undergraduate Programs including programs in emerging areas such as Artificial Intelligence, Data Science, Automation and Robotics and 5 PG programs.

This institute is awarded Best College Award by Savitribai Phule Pune University. The Institute is ranked in top 200 Engineering Institutions in India including IIT's and NIT's in NIRF ranking framework by MHRD, Government of India. The institute is accredited by NAAC with A++ Grade CGPA 3.74. Seven UG Programs and 1 PG Program (MBA) are accredited by the National Board of Accreditation (NBA) for maintaining international quality standards in technical education.



### About

# Electronics & Telecommunication Department

### **VISION**

To be a distinct department building globally competent electronics and telecommunication professionals

### MISSION

- Nurturing the spirit of innovation & creativity by providing conducive learning
- Enhancing potential of students to be globally competent by providing platform to build skills in advanced technologies leading to life-long learning
- Enabling students imbibe social as well as ethical values as inner strength through educational experiences and collaborations

Established in 1998 and offers programs at undergraduate, postgraduate and research level. Undergraduate program accredited thrice by NBA.Modernized laboratories with state of the art infrastructure. Blend of highly qualified, experienced and dynamic faculty. Faculty members are Fellows/Members of many professional bodies like IETE, IEEE, IE(I), ISTE, IOSI, EMC Society for Engineers, India

### **ORGANIZING COMMITTEE:**

- Madhavi Repe
- Priyanka Patil
- Sheetal Pawar
- Vandana Katarwar
- Rajesh Bulbule
- Kiran Jadhav
- Nikita Maralbhavi
- Armaan Shaikh

- Deepali Bendale
- Dr. K. Rahangdale
- Nilesh Nagrale
- Rita Thakare
- Vishakha Jadhav
- Priyanka Wani

### **Objectives of FDP**

Upskill educators, researchers, and professionals through hands-on training on cutting-edge technologies, methodologies, and tools. Enhance design skills in digital/analog, verification, synthesis, and layout. Explore research opportunities and bridge academia-industry knowledge gaps.

### Resource Persons



**Dr. Vijay Nath** VLSI Design Group, BITS, Ranchi



Dr. Ashok Mahajan Professor, NMU Jalgaon



**Dr. Harishankar Gupta**ISRO Graphic
Scientist



**Dr. Ganesh Patil** VNIT, Nagpur

### **Outcome of FDP**

Enhanced semiconductor education with improved teaching, research, and industry-academia links. Building a thriving chip education ecosystem.

### Topics to be covered

Fundamentals of Chip Designing

2 Chip Designing

Different
Methodologies
and industry
insights

4

Semiconductor Nano scale devices fabrication and characterization

5 Future of semiconductor Industry



