

# Standardization of Chiplet Models

Chiplet Summit

January 24-26, 2023, San Jose, California

Tony Mastroianni, Siemens EDA


*Open Possibilities.*



**OPEN**  
Compute Project®

# Chiplet Design Exchange (CDX)

- Charter: Recommend standardized chiplet **models**, workflows and ecosystem
- Members: EDA, chiplet Providers, Assemblers & Integrators
- Other ODSA work groups are working on
  - Die-to-Die (D2D) interfaces
  - Security agents
  - Business models & other related chiplet topics





OPEN DOMAIN  
SPECIFIC  
ARCHITECTURE




*Open Possibilities.*

# Standardized Chiplet Models

- Machine readable models



- Industry Standards



- Security & Traceability Assurance



- Documentation



*Open Possibilities.*

# Chiplet Design Kits (CDK)

Model	Description
Thermal	<ul style="list-style-type: none"> <li>• ECXML – JEDEC JEP181</li> </ul>
Physical, Mechanical & IO	<ul style="list-style-type: none"> <li>• Library Exchange Format (LEF)</li> <li>• GDSII or OASIS</li> <li>• SPICE</li> <li>• JEDEC JEP30-P101/CDXML</li> <li>• Optional: Verilog to Physical Pin Mapping file (CSV)</li> </ul>
Behavioral	<ul style="list-style-type: none"> <li>• SystemVerilog IEEE – 1800-2017</li> <li>• Recommended: Verilog-AMS 2.4</li> <li>• Optional: SystemC IEEE – 1666-2011</li> <li>• Optional: Bus Functional Model (BFM)</li> </ul>
Power	<ul style="list-style-type: none"> <li>• Liberty (.LIB)</li> <li>• IEEE2416 Standard for Power Modeling</li> <li>• Optional: UPF – IEEE 1801-2018 or Chip Power Format</li> <li>• Optional: Verilog-AMS 2.4</li> <li>• Optional: SystemC IEEE – 1666-2011</li> </ul>
SI Analysis	<ul style="list-style-type: none"> <li>• IBIS/IBIS AMI</li> <li>• Optional: Spice netlist (for the IO driver and/or receiver)</li> <li>• Optional: Channel model</li> </ul>

Model	Description
PI Analysis	<ul style="list-style-type: none"> <li>• Chip Power Model (CPM)</li> </ul>
Electrical Rules	<ul style="list-style-type: none"> <li>• JEDEC JEP30-E101/CDXML</li> </ul>
Test	<ul style="list-style-type: none"> <li>• BSDL – IEEE 1149.1/1149.6/1149.7</li> <li>• ATPG model - Primitive/UDP based Verilog</li> <li>• Recommended: Internal JTAG (IJTAG) IEEE 1687</li> <li>• Optional: IEEE-1500 Core Test Language (CTL)</li> <li>• Recommended: Gray-box level netlist</li> <li>• ATPG vectors - STIL (IEEE1450.1) or WGL</li> <li>• MBIST/repair vectors - STIL (IEEE1450.1) or WGL</li> <li>• Optional: UPF – IEEE 1801 or Chip Power Format</li> <li>• Optional: IP Firmware (if applicable)</li> </ul>
Security/T&T	<ul style="list-style-type: none"> <li>• Optional: Security Agent</li> <li>• Optional: Trust &amp; Traceability</li> </ul>
Documentation and Guidelines	<ul style="list-style-type: none"> <li>• General Chiplet Documentation</li> <li>• SiP Physical Integration guidelines</li> <li>• SiP Test guidelines</li> <li>• Optional: Firmware (if applicable)</li> <li>• Optional: Security</li> </ul>




# Thermal



OPEN DOMAIN  
SPECIFIC  
ARCHITECTURE

CDX




ECXML – JEDEC JEP181

# Physical, Mechanical & IO



OPEN DOMAIN  
SPECIFIC  
ARCHITECTURE

CDX



Library Exchange Format (LEF)

GDSII or OASIS

SPICE

Optional: Verilog to Physical Pin Mapping file (CSV)


JEDEC JEP30-P101/CDXML (New)

# Physical, Mechanical and IO: CDXML File Format



OPEN DOMAIN  
SPECIFIC  
ARCHITECTURE

CDX



CDXML is being Developed at  
CDX Workstream of ODSA in  
Collaboration with Industry  
Leaders. CDXML adopted the ZEF  
opensource model from zGlue.

- Mechanical describes all x,y,z, dimensions, tolerance, solder type and material properties
- IO describes pin location, functionality, mode of operation and standardized D2D interface pin names


*Open Possibilities.*

# Electrical Properties



OPEN DOMAIN  
SPECIFIC  
ARCHITECTURE

CDX



JEDEC JEP30-E101/CDXML

- Electrical contains overall electrical characteristics information to aid in power scenarios calculations, modes of operation, absolute maximum ratings, recommended operating conditions, and ESD
- EC (Electrical Characteristics), abs max values, operating conditions, allowable RLC, voltage references, temperate based VI (Voltage and Current) pin characteristics



# Behavioral



SystemVerilog IEEE – 1800-2017

Recommended: Verilog-AMS 2.4

Optional: SystemC IEEE – 1666-2011

Optional: Bus Functional Model (BFM)




# Signal Integrity Analysis



OPEN DOMAIN  
SPECIFIC  
ARCHITECTURE

CDX



IBIS/IBIS AMI

Optional: SPICE netlist  
(IO driver and/or Transceiver)

Optional: Channel model


# Power Integrity Analysis




OPEN DOMAIN  
SPECIFIC  
ARCHITECTURE

CDX

Chip Power Model (CPM)







# Test



OPEN DOMAIN  
SPECIFIC  
ARCHITECTURE

CDX

BSDL – IEEE 1149.1/1149.6/1149.7

ATPG model - Primitive/UDP based Verilog

Recommended: Internal JTAG (IJTAG) IEEE 1687

Optional: IEEE-1500 Core Test Language (CTL)

Recommended: Gray-box level netlist

ATPG vectors - STIL (IEEE1450.1) or WGL

MBIST/repair vectors - STIL (IEEE1450.1) or WGL

Optional: UPF – IEEE 1801 or chip power format

Optional: IP firmware (if applicable)



# Security and Trust/Traceability



OPEN DOMAIN  
SPECIFIC  
ARCHITECTURE

CDX



Optional: Security agent



Optional: Trust & Traceability

# Documentation



OPEN DOMAIN  
SPECIFIC  
ARCHITECTURE

CDX



General chiplet documentation

SiP physical integration guidelines

SiP test guidelines

Optional: Firmware (if applicable)

Optional: Security/T&T

# Summary

Broad adoption of chiplet based designs requires standardization of chiplet models

CDX whitepapers and CDXML format are a good start towards this standardization:

IEEE 3DIC 2021: November 15-18, 2022

<https://ieeexplore.ieee.org/document/9687611>

OCP: September 17, 2022

<https://www.opencompute.org/documents/ocp-odsa-cdx-proposed-standardization-of-chiplet-models-for-heterogeneous-integration-2-pdf>

OCP Global Summit: Oct 18-20, 2022

[https://drive.google.com/file/d/1EEwYuEAECPM5Btu4\\_9Znder-RD4X\\_Dx-/view](https://drive.google.com/file/d/1EEwYuEAECPM5Btu4_9Znder-RD4X_Dx-/view)

Current CDX areas of focus:

- HI Workflows White Paper
- Defining new CDXML format

*Open Possibilities.*

# Acknowledgments

## CDX Authors

- Anthony Mastroianni (Siemens)
- Benjamin Kerr (Google)
- Jawad Nasrullah (Palo Alto Electron)
- Kevin Cameron (Cameron EDA)
- Hockshan James Wong (Palo Alto Electron)
- David Ratchkov (Thrace Systems)
- Joseph Reynick (Siemens)

## CDX Contributors

- Javier Delacruz (ARM)
- Yin Hang (Facebook)
- Meelan Lee (Chipletz)
- Chris Ortiz (Ansys)
- Anu Ramamurthy (Microchip)
- Myron Shak (Applied Materials)
- Marc Swinnen (Ansys)
- Lihong Cao (ASE)
- Ravi Agarwal (Facebook)

*Open Possibilities.*



# Call for Participation

Join us to continue our work on chiplet models and SiP workflows and to support the adoption of these recommendations.

- We're looking for volunteers!
- For participation, Email:

[jawad@paloaltoelectron.com](mailto:jawad@paloaltoelectron.com) or  
[david.ratchkov@thracesystems.com](mailto:david.ratchkov@thracesystems.com)

<https://www.opencompute.org/wiki/Server/ODSA>

*Open Possibilities.*



# Thank You

*Open Possibilities.*



**OPEN**  
Compute Project®