

Process and Design Solutions for Exploiting FD-SOI Technology Towards Energy Efficient SOC's


Philippe FLATRESSE

*Technology R&D
Central CAD & Design Solutions*


STMicroelectronics

International Symposium on Low Power Electronics and Design

28nm Planar UTBB FD-SOI Transistor



28nm Planar UTBB FD-SOI Advantages




- **Shorter channel length**
 - 24nm technology !
- **Better electrostatics**
 - Faster operation
 - Low voltage
 - Reduced variability
- **Total dielectric isolation**
 - Latch up immunity
- **Lower leakage current**
 - Less sensitive to temperature

Body Biasing (BB)


A very reasonable effort for extremely worthwhile benefits

- An **extremely powerful** and flexible concept in FD-SOI to :
 - Boost performance
 - Optimize passive and dynamic power consumption
 - Cancel out process variations and extract optimal behavior from all parts




- Comparatively **easy to implement** – if you've ever done DVFS you'll have no difficulty with Body Biasing
 - No area penalty compared to Bulk
 - Reuse of Bulk design techniques
 - Speed/Power control

Back-gate contact





Extended Body Bias Range in UTBB FD-SOI





UTBB FD-SOI: Extended Body Voltage Range

- Conventional Well (CW) - RBB




- Flip Well (FW) - FBB






Efficient knob for speed/leakage optimization


Body Bias Efficiency - Silicon Evidence







0.5V
1V
1.3V



FBB usage per market segment




Improved Memory Minimum Voltage




Vmin gain thanks to better mismatch on FD-SOI devices (undoped channel)

FD-SOI Unique “Single Well” Architecture

SRAM
regular wells





SRAM
flip-well
architecture



Single Well SRAM


Optimized stability helping
behavior at low voltage

→ Power efficiency




ST patented
bitcell
architecture

SRAM single well




Si Evidence: LDPC on UTBB FD-SOI




LDPC 6T-SRAM (FBB 1V) functional down to 0.41V


© 2013 IEEE - International Solid-State Circuits Conference
Ultra-Wide Body-Bias Range LDPC Decoder in 28nm UTBB FD-SOI



State of the Art UWVR DSP in FDSOI:




© 2014 IEEE - International Solid-State Circuits Conference
 27.1 : A 460MHz@397mV – 2.6GHz@1.3V 32bit VLIW DSP




Cortex A9: FD-SOI allowing Ultra-Wide DVFS

- FD-SOI allows the widest V_{dd} range for voltage scaling
- Still guaranteeing top notch speeds at very low operating voltage
 - >5x when compared to 28LP technology
 - >35% when compared to 28G technologies
- DVFS energy efficiency optimization is further extended thanks to body bias
 - Allowing to balance and optimize the static and dynamic power consumption components



Cortex A9 Power vs. Performances

A9 Single Dhrystone power consumption



28nm FD-SOI Best in class efficiency

