

[Edit project details]

# Project Details

For The FemtoTX Motherboard Standard  
*A solar-powered, Raspberry Pi-like Board idea  
that runs on 5mW*

 [Giovanni](#) • 02/15/2021 at 00:35

7-12-2024

Brainstorming Draft Specs to develop "FemtoTX" and "AttoTX" form factor


[https://en.wikipedia.org/wiki/Small\\_Form\\_Factor\\_Special\\_Interest\\_Group](https://en.wikipedia.org/wiki/Small_Form_Factor_Special_Interest_Group)

"FemtoTX" (fTX) could be used for tablets and laptops, whereas "AttoTX" (aTX) could be for cell phones, and at least small enough to be in a keycard or usb drive. Though there could be an overlap so that attoTX can also fit on a femtoTX mounting holes (similar to mini-ITX fitting on 4 of 9 Micro holes).

micro	μ	10 <sup>-6</sup>	0.000001	1873
nano	n	10 <sup>-9</sup>	0.000000001	1960
pico	p	10 <sup>-12</sup>	0.000000000001	
femto	f	10 <sup>-15</sup>	0.000000000000001	1964
atto	a	10 <sup>-18</sup>	0.000000000000000001	

from:

[https://en.wikipedia.org/wiki/Metric\\_prefix#List\\_of\\_SI\\_prefixes](https://en.wikipedia.org/wiki/Metric_prefix#List_of_SI_prefixes) (chosen for easy reference/continuity, rather than arbitrarily small form factor concept)



"The Mobile-ITX form factor was announced by VIA Technologies at Computex in June, 2007. The motherboard size of first prototypes was 75 × 45 mm (3.0 × 1.8 in).<sup>[2]</sup> The design was intended for ultra-mobile computing such as a smartphone or UMPC."

<https://en.wikipedia.org/wiki/Mobile-ITX>

Embedded

- EPIC (Express) (165×115)
- ESM (149×71)
- Nano-ITX (120×120)
- COM Express (125×95)
- ESMexpress (125×95)
- ETX (114×95)
- XTX (114×95)
- NUC (102×102)
- Pico-ITX (100×72)
- PC/104 (-Plus) (96×90)
- ESMini (95×55)
- SMARC (82×80)
- Qseven (70×70)
- mobile-ITX (60×60)
- CoreExpress (58×65)

60mm is 2.3622" and that might be too large for a mobile phone at least for a square dimension. 40x40mm = 1.57x1.57" and might be simpler for a smaller form factor, but perhaps too small for femtoTX and too large for attoTX.

The Sparkfun Nano, for example (see pictures) is 49mmx21mmx7mm (1.92"x0.82"x0.27"):

<https://www.distrelec.biz/en/redboard-artemis-nano-development-board-76v-sparkfun-electronics-dev-15443/p/30160886> Narrow and thin enough to fit in a phone and long enough for additional headers. A boxier one would not as flexible with most cell phones (as 1.9 wide would leave little space for the side of the cell phone. Two mounting holes could be used, however, and doubling the width to 50x50mm or 49x49mm might be ideal for femtoTX, which could have the same distance between mounting holes for all 4.

By comparison, the Raspberry Pi 3-4 is around 85x56x17mm (l x w x h): <https://www.waveshare.com/raspberry-pi-4-model-b-8gb-ram.htm>

ZERO	ZEROW/ WH	3A+	3B	3B+	4B	
SOC	BCM2835		BCM2837B0		BCM2711B0	
CPU	ARM11 Single-core 700MHz		ARM Cortex-A53 Quad-core (3B 1.2GHz, 3A+/3B+ 1.4GHz)		ARM Cortex-A72 Quad-core 1.5GHz	
GPU	Broadcom VideoCore IV@400MHz				Broadcom VideoCore IV@500MHz	
RAM	512MB		512MB	1GB		Choice of 2GB/4GB/8GB
USB	1x micro USB		1x USB2.0	4x USB2.0		2x USB2.0 + 2x USB3.0
HDMI	Micro HDMI		HDMI			Mini HDMI
Bluetooth	N/A	Bluetooth h 4.1	Bluetooth 4.2	Bluetooth h 4.1	Bluetooth 4.2	Bluetooth 5.0
WiFi	N/A	802.11 b/g/n	3B: 802.11 b/g/n, others: 802.11 b/g/n/ac 2.4GHz/5GHz dual band			
Ethernet	N/A		100Mbps		300Mbps (USB)	1000Mbps
PoE	N/A				Yes	

Power Input	Micro USB (5V 2.5A)		USB Type-C (5V 3A)
Dimensions	65 × 30 x 5 mm	65 × 56 mm	85 x 56 x 17 mm

The PicoITX (, a common embedded format, is slightly larger than the newer Raspberry Pis, but not by much:

- Pico-ITX (100×72)

ROCK Pi E: 56 x 65 mm, or 2.5 x 2.2 in

(2020) Radxa’s latest single-board computer is a tiny system that measures just 65mm x 56mm (2.6” x 2.2”). It’s called the **Rock Pi E** and it features a Rockchip RK3328, support for up to 2GB of RAM, and an eMMC socket and microSD card reader that you can use for storage."

<https://liliputing.com/the-24-rock-pi-e-is-a-tiny-quad-core-computer-for-headless-applications/>

<https://wiki.radxa.com/RockpiS>:

- "The measurement is 1.7 x 1.7 inches (38.1 x 38.1 mm)."

<https://www.electronics-lab.com/an-overview-of-rock-pi-s-v1-3/>

Having used a RockPi S, it seems acceptably small without being too wide. Whether it could accommodate several displayport connector standards (eDP), and other I/O to be versatile as a laptop motherboard remains to be seen, but I think it might be significantly simpler than a rectangular dimension that would allow more backpanel ports at the expense of flexibility for fitting into different form factors,

For example, the Thin Mini-ITX standard, a variant of Mini-ITX sets a maximum height clearance of 25mm:

"The flat design of Thin Mini-ITX – measuring max. 25mm in height with I/O-Shield – enables flat housings, such as those required for HMI PCs."

This ensures the motherboard can easily fit in certain cases without much consideration to whether certain cards are supported

A thin mobile standard, such as femtoTX or thin attoTX could also include a "low-profile" variant for boards that are intended for certain cases, without needing to estimate the overhead clearance.

---

Modules and Stackable PCBs are typically the most common form factors at sizes under NanoITX. I think this reasoning is not ideal for this standard, because both require or emphasizing extra vertical spacing and boards. While this might appear to ensure a secure connectivity, it appears to increase the minimum number of "boards" to 2.

What if there was a way to use flexible wires that do not get easily disconnected inside a secure enclosure? The ribbons of ATA IDE drives and SATA drives, along with AC97 audio and internal usb headers, are all examples of durable standards cables- they also provide an easy plug and play way to connect disparate components. The same principles could be applied to a square or rectangular standard. A ribbon that connects to an LCD screen could use an FPC connector, while another one connects to a keyboard. A laptop such as the Pi-Top gets a lot right. What I think could be improved is a standard keyboard connector, even a USB, but a low power PS/2 like mini-adapter would actually be more compact than either. Something like a DC plug without the large handle. The smallest DC plugs are less than 1mm: - .7mm I.D. - 2.35mm O.D:  
<https://www.showmecables.com/dc-power-male-solder-connector-7mm-i-d-2-35mm-o-d>

7-10-2024

Industrial Designers of the World Unite! ;) If you *want*. Help me build a laptop that doesn't wobble. Ok, sorry if that **wobbled** the wrong way.

7-9-2024

BYOC- Bring your own chip

Isolate the theory that your chip = PCB. This is how AMD, VIA and Intel got along with ATX.

"When you look at the internal structure of persistence, it doesn't resemble obstinacy at all. It's so much more complex. Five distinct qualities — energy, imagination, resilience, good judgement, and focus on a goal — combine to produce a phenomenon that seems a bit like obstinacy in the sense that it causes you not to give up. But the way you don't give up is completely different. Instead of merely resisting change, you're driven toward a goal by energy and resilience, through paths discovered by imagination and optimized by judgement. You'll give way on any point low down in the decision tree, if its expected value drops sufficiently, but energy and resilience keep pushing you toward whatever you chose higher up." -

<https://paulgraham.com/persistence.html>

7-8-2024

<https://squeak.org/>

<https://www.righto.com/2024/07/pentium-standard-cells.html>

[https://en.wikipedia.org/wiki/Project\\_Ara](https://en.wikipedia.org/wiki/Project_Ara)

6-8-2024

8K views back, but 200 less than before. Strange. Semi-accurates archives appear to be back, after months of inaccessible articles: <https://semiaccurate.com/2012/12/20/intel-explains-claremont-the-near-threshold-solar-pentium/>

6-7-2024

8.2K views reset to 55 views. Backend server issues updating this page yesterday, now it seems that the pages views were reset too.

6-6-2024

This article by Tedium shows how much of an impact standards, namely the PCI slot (not to be confused with the later PCI-express) had in shaping the desktop market in the 1990s: <https://tedium.co/2024/02/09/intel-pci-standardization-history/>

*"To put that all another way, VESA came up with a slightly faster bus standard for the next generation of graphics cards, one just fast enough to meet the needs of 486 users. Intel came up with an interface designed to reshape the next decade of computing, one that it would even let its competitors use. This bus would even allow people to upgrade their processor across generations without needing to upgrade their motherboard."*

*"The result was that, no matter how miffed the graphics folks were, Intel had consolidated power for itself by actually innovating and creating an open standard that would eventually win the next generation of computers. (It developed the standard, then gave away the patents. How nice of them.) Sure, Intel let other companies use the PCI standard, even companies like Apple that weren't directly doing business with Intel on the CPU side of things at the time. But Intel, by pushing forth PCI, suddenly made itself relevant to the entire next generation of the computing industry in a way that ensured it would have a foothold in hardware, just as Microsoft dominated software. (Intel Inside was not limited to the processors, as it turned out.)"*

6-1-2024

See my complementary project, the Hybrid Capacitor-powered Raspberry Pi Zero, which will be used to benchmark Li-Ion Capacitor charging times and "battery" life/UPS for low power single board computers that use application processors (Cortex A-35, ARM11, as opposed to microcontrollers): <https://hackaday.io/project/196378-hybrid-capacitor-powered-raspberry-pi-zero>

3-11-2024

See these two 2011 Liliputing and TechCrunch articles, which were partly the inspiration for this project:

<https://liliputing.com/pixel-qi-suggests-low-power-tablets-could-be-powered-by-1w-solar-panels/>

(6-3-11)

<https://techcrunch.com/2011/06/04/first-solar-powered-laptop/> (6-4-11)

12-30-2023

New Name idea: Project Sorites? Or, Plato and the Sorites Paradox.

[https://en.wikipedia.org/wiki/Sorites\\_paradox](https://en.wikipedia.org/wiki/Sorites_paradox) I've liked this term for building PCs, and my solar motherboard project, because, a lot of the abstract brainstorming in defining a standard, is very much dependent on vague, open source standards which may or may not need to be adopted. Thus, a Lego-like system with modular and interoperable parts, resembles the slow disappearance of a form factor/laptop as it is slowly disassembled and reassembled, each part like a grain of sand.

"A typical formulation involves a heap of **sand**, from which grains are removed individually. With the assumption that removing a single grain does not cause a heap to become a non-heap, the paradox is to consider what happens when the process is repeated enough times that only one grain remains: is it still a heap? If not, when did it change from a heap to a non-heap?"<sup>[3]</sup>

## Paradox of the heap

The word *sorites* (Greek: **σωρείτης**) derives from the Greek word for 'heap' (Greek: **σωρός**).<sup>[4]</sup> The paradox is so named because of its original characterization, attributed to Eubulides of Miletus.<sup>[5]</sup> The paradox is as follows: consider a **heap** of sand from which **grains** are removed individually. One might construct the argument, using **premises**, as follows:<sup>[3]</sup>

*1,000,000 grains of sand is a heap of sand (Premise 1) A heap of sand minus one grain is still a heap. (Premise 2)*

**Repeated applications** of Premise 2 (each time starting with one fewer grain) eventually forces one to accept the **conclusion** that a heap may be composed of just one grain of sand.<sup>[6]</sup> Read (1995) observes that "the argument is itself a heap, or sorites, of steps of *modus ponens*".<sup>[7]</sup>

*1,000,000 grains is a heap. If 1,000,000 grains is a heap then 999,999 grains is a heap. So 999,999 grains is a heap. If 999,999 grains is a heap then 999,998 grains is a heap. So 999,998 grains is a heap. If ..... So 1 grain is a heap."*

So is this a laptop, phone or tablet?

Well, if you have carefully analyzed the Sorites Paradox, it can be any of the three, and you are the decider of what defines the "completed" assembly of the mobile device. There is not a wrong answer, since one person may use the a different combination of standards to build a different system using some of the building blocks.

Also see Andreas Erikksen's prototype for a simpler (and functional) demo: <https://hackaday.io/project/184340-potatop> :)

-----

Update 10/22/2023: See post on laptop design could benefit from Plato's Ideal World of 3rd Party components: <https://hackaday.io/page/21232-platos-ideal-world>

Update 9/28/2023: <https://www.raspberrypi.com/news/introducing-raspberry-pi-5/> It cost \$25 million to build the Raspberry Pi 5, plus \$15 million to develop the RP1 I/O controller. "Under development since 2016, RP1 is by a good margin the longest-running, most complex, and (at \$15 million) most expensive program we've ever undertaken here at Raspberry Pi."

And, "However, the much higher performance ceiling means that for the most intensive workloads, and in particular for pathological “power virus” workloads, peak power consumption increases to around 12W, versus 8W for Raspberry Pi 4."

The first Raspberry Pi, Model B, released in 2012, used between 0.9W and 1.1W. The Model A and Pi Zero used as little as 0.4W. The Rpi 5 watt ceiling consumption has crossed into the double digits.

With no indication that the Raspberry Pi seeks to develop a solar powered single-board computer anytime soon, this project can serve as that low power alternative, in the **absolutely** lowest possible terms:

To give you an idea how much this would cost, add \$25 million (which includes \$7-12 million alone for the CPU) to display integration- be it E-ink, Ynvisible (formerly Rdot Displays) or Azumo, then include low-power **wireless** bandwidth by telecoms interested in supporting NB-IoT LTE, Cat M2, NB2 & DSSS **modulation**, and the cost of this project exceeds \$50 million. Still interested? Most venture startups don't have the funds for that kind of research and development. Save for a few, but it is being invested in AI, or something else. Can one put a price on connectivity? A product like this could connect 2 billion people who do not have any internet access, in regions with no electricity. It could also be a useful emergency cell phone in places where power outages hit utilities. Portable **Bentocells** could be a practical complement.

Another upside is, this wouldn't be an investment that requires redesigning the entire board for subsequent generations. The Raspberry Pi moved their Ethernet port back to the bottom right. Perhaps this could be a nod to wanting to keep a defacto standard to limit the disposal of older cases so that they can be re-used in newer systems. So designing an ATX standard, even for tiny motherboards would set the standard for decades of phones, as there is no indication anyone wants to start using Google or **Apple AI** glasses for their communications anytime soon. The ATX standard saved Intel money, but it also saved consumers money too. It just so happened to be a *de facto* standard that no one minded adopting. It is a standard that hasn't gone away for almost 30 years. Are phones really more personable that they need to be more special (at the expense of non-reusable outer shells), or is it that smartphone marketing is just really good at selling us different phones that make us feel like we have many personable options? Visit distrowatch.com and you can see thousands of operating systems, yet they all work on a handful of architectures.

What this era could use is a modular platform for upgradeable mobile hardware.

When a PC outlives its usefulness, it gets tossed to the side of a curb.

There is a reason certain products can't offer a shipping option. Obsolete hardware, back in the day, was rare/specific enough that modularity was not a practical idea- there was no need to standardize form factors because the next generation was certain to have a radically different

operating system (PDP-11 vs. GE 645) and more manufacturable, and smaller components. Phones cannot get any smaller than a flip phone, because the human interaction with the inputs reaches a physical limit with vision (font size) and tactile interaction. Therefore miniaturization of *user-interface*, not **transistors**, has reached a plateau.

"As far as machines are concerned, machines may be classified into two general types- those with dimensions determined by their function and those whose size is limited only by economic factors"

-Kenneth Shoulders, 1961 in "Microelectronics Using Electron-Beam-Activated Machining Techniques"

Design of standardization can be adopted. The main reason for rejecting standardization is that it creates the impression of freedom. But freedom itself is somewhat subjective. Freedom to exclude interoperability, or freedom to save money? The value of a unique design certainly may increase compared to a generic, mass produced one, but at the same time, a mass produced one will have a lasting value, which can lead to more freedom of use and utility. Is aesthetic priceless? Is the material representation of a design more important than a digital rendering? Especially in an era of abundant digital content, material goods are far scarcer.

----

The Open Source Autarkic Motherboard project is a concept seeking an ISO standard and a network effect: [https://en.wikipedia.org/wiki/Network\\_effect](https://en.wikipedia.org/wiki/Network_effect) (funding would also help!). This is a placeholder for a concept. I am not funded by any of the products that I promote here. They are listed here as concepts. If you want to make this product as inexpensive as possible, create a community project and agree upon a standard that meets as many people's criteria as possible. If you want to make this product as expensive as possible, develop it in a "limited edition" and make Gen 2.0 not backwards compatible. The only amount of influence I have in this project is keeping the idea alive. Once any number of developers agree on the concept, it is no longer in my control. You become the architect, and it is forever in your hands. Be careful what you wish for! :) But if you want to hire me, I'm happy to be the conceptual architect/project manager. I don't have a degree from Parsons School of Design, but Steve Jobs was a dropout after 1 semester- and I managed eight semesters. I recommend keeping the kernel engineers and the hardware architects somewhat separated in the early stages, as one is most likely going to have opposing principles (maximalism vs minimalism, when there is a specific formula involved related to market needs, not an engineer's utopia). It took a lot of conceit to create the Apple I, but it also took a lot of modesty. Think 1984 Macintosh with TCP/IP (which wasn't integrated **until 1988**) (also TCP/IP is just a concept- a placeholder for an internet protocol, thus it is not a preference for that over some other protocol- it's merely suggesting the device should be able to connect to the internet, rather than offline- thus you can choose every protocol- or have support for a number of protocols), rather than something like a modern kernel with millions of lines of code. A modern kernel is going to use more than 1 watt of power. So power consumption is the first thing you'd need to agree upon before working on your respective domains. 10mW max is probably my estimate of average consumption. In theory, if the ISO standard can be developed, then like the ATX motherboard, it can last 30 years+ without needing to change it. Which is why old, yellowing ATX cases from 1997 can be used with the newest AM4/Intel LGA sockets. If this standard can last even 10 years, it would be a success, since it would extend the time of a phone's lifespan.

A natural analogy to an autarkic system's "battery" could be like water is to a cactus: efficient at storing lots of water, and very resistant to allowing water to evaporate.

-----

Update 8/31/2022: This project is more like a portable motherboard development project. By emphasizing less the exterior and more the interior, modular boards can become a core platform for phones, tablets, and laptops. In a way, by calling this project an open source autarkic laptop would be limiting it's applicability. While a phone may have less processing power than a laptop

(not always), the concept is to design a board with the most scalability, without needing completely different drivers. Maximizing the number of modular adapters without causing overcomplexity is the goal here. A clear distinction should be made. Maximum scalability is **NOT** infinite scalability. To quote a physics academic: "Infinite growth isn't possible, but superlinear for an extremely long time horizon definitely is."

<https://twitter.com/lachlansneff/status/1552493268113321984>

Update 8/30/2022

To make this project a little easier to follow, I'm splitting up development into several areas, as each component would require a different specialty, and any expertise is certainly welcome! Feel free to claim a section (or sections) of the board you want to work on. This is your project! I'm just a facilitator of ideas. You can also fork my [github](#) page if you'd like-there is no code- just ideas and links! If forking is an undesirable term, you can spoon it... elsewhere (not here!) it: <https://getpocket.com/explore/item/ten-surprising-facts-about-everyday-household-objects>

In broad categories, the board wouldn't be a one-size fits all laptop, but it's intended to be somewhat utilitarian for text editing and displaying a terminal shell, at least initially, in that it seeks to find a commonality in laptop use-case that enough users would want to contribute to.

The board itself does not have a single component that must be used. It is 100% modular. That said, if a project were to gain traction, some amount of consensus would need to be made, so that the parts can "talk" to each other and not have power consumption incompatibilities.

I kind of see this project like an "All-Star Team" or "Supergroup" in that it's recruiting hackers, tinkerers, developers, (or a term you prefer to be called) for the:

Lowest power CPU- Ambiq Apollo 4

[https://en.wikipedia.org/wiki/SuperH#J\\_Core](https://en.wikipedia.org/wiki/SuperH#J_Core) (possibly on 22/28nm?)

Lowest Power Display- MIP (memory in pixel/e-ink)? TFDs use 3mW (1.8")

Lowest Power Keyboard: <https://www.ti.com/lit/an/slaa139a/slaa139a.pdf?ts=1674338500549>

[https://www.ti.com/tool/TIDM-BATTERYLESSNFCKEYBOARD?HQS=ti-null-null-productcentre\\_refdes-manupromo-rd-ElectronicSpecifier-eu#overview](https://www.ti.com/tool/TIDM-BATTERYLESSNFCKEYBOARD?HQS=ti-null-null-productcentre_refdes-manupromo-rd-ElectronicSpecifier-eu#overview)

<https://www.ti.com/lit/ug/tidu398/tidu398.pdf>

<https://www.mouser.com/ProductDetail/ZF/AFIG-0007?qs=KnNyCueLKRVo%252BCLj1DZFyQ%3D%3D>

Lowest Power Memory- (integrated/on chip as with 2MB Apollo4 or RPC-DRAM: [https://iis-projects.ee.ethz.ch/index.php?title=An\\_RPC\\_DRAM\\_Implementation\\_for\\_Energy-Efficient\\_ASICs\\_\(1-2S\)](https://iis-projects.ee.ethz.ch/index.php?title=An_RPC_DRAM_Implementation_for_Energy-Efficient_ASICs_(1-2S)))

Lowest Power Operating System & Language- Assembly (such as Uxn Tal), C, or nesC, Symbian/EKA2kernel

[https://en.wikipedia.org/wiki/SuperH#J\\_Core](https://en.wikipedia.org/wiki/SuperH#J_Core) "

- Existing compiler and operating system support (Linux, Windows Embedded, QNX<sup>[1]</sup>)

<https://j-core.org/>

<https://github.com/CoreSemi/jcore-jx>



## Building a CPU from Scratch: jcore Design Walkthro...



"The **SuperH processor** is a Japanese design developed by Hitachi in the late 1990's. As a second generation hybrid RISC design it was easier for compilers to generate good code for than earlier RISC chips, and it recaptured much of the code density of earlier CISC designs by using fixed length 16 bit instructions (with 32 bit register size and address space), using microcoding to allow some instructions to perform multiple clock cycles of work. (Earlier pure risc designs used one instruction per clock cycle even when that served no purpose but to make the code bigger and exhaust the encoding space.)

Hitachi developed 4 generations of SuperH. SH2 made it to the United states in the Sega Saturn game console, and SH4 powered the Sega Dreamcast. They were also widely used in areas outside the US cosumer market, such as the japanese automative industry.

But during the height of SuperH's development, the **1997 asian economic crisis** caused Hitachi to tighten its belt, eventually partnering with Mitsubishi to spin off its microprocessor division into a **new company** called "Renesas". This new company did not inherit the Hitachi engineers who had designed SuperH, and Renesas' own **attempts at further development on SuperH** didn't even interest enough customers for the result to go ito production. Eventually Renesas moved on to new designs it had developed entirely in-house, and SuperH receded in importance to them... until the patents expired."

[https://www.qnx.com/developers/docs/6.3.0SP3/neutrino/sys\\_arch/kernel.html](https://www.qnx.com/developers/docs/6.3.0SP3/neutrino/sys_arch/kernel.html)

I highly recommend checking out:

"The Symbian OS Architecture Sourcebook: Design and Evolution of a Mobile Phone OS (Symbian Press) 1st Edition by Ben Morris"

<https://www.amazon.com/Symbian-OS-Architecture-Sourcebook-Evolution/dp/0470018461/>

Chapter 3 goes into the Philosophy of an OS Architecture, and why it matters.

One idea, which I think could work <https://github.com/hatonthecat/ENGAGE-GEOS> copying the technique ENGAGE used: porting STM32F7 (3.84Mhz) NES emulator to CortexM4 Apollo3, by using another STMF4 C64 emulator (1Mhz), and porting it to Apollo3:

#C64 Emulator Implementation To port GEOS, a C64 emulator for ARM would need to include it. A C64 emulator has been ported to

STM32F4: <https://github.com/Staringlizard/memwa3> <https://hackaday.com/2014/10/23/a-complete-c64-system-emulated-on-an-stm32/>

## Commodore 64 Remake



Thus to load GEOS, one would need to include a method for loading GEOS onto the emulator. A useful app would be GeoWrite- a feature rich text editor: <https://github.com/mist64/geowrite#description>

## Create New Document In C64 GEOS GEOWrite 2.1



<https://github.com/vvaltchev/tilck>

<https://hackaday.com/2021/11/18/c-is-the-greenest-programming-language/>

<https://dl.acm.org/doi/epdf/10.1145/3274783.3274839>

Lowest data Internet Protocol: Low data protocol: MQTT / LwIP

Lowest Power Keyboard & Trackpad/Mouse-

Lowest Power Wireless- <https://arxiv.org/abs/1611.00096> (tunnel diode oscillator (TDO) or LoReA.

LTE IoT-NB w/ eDRX)

And a Battery/Supercapacitor/Li-Ion Capacitor Management to run it, powered by:

A Solar Panel that fits on the lid, around the display or on the back lid.

There are definitely more components to this, such as removable flash memory, USB, and the likes. But with each component claimed by the experts, the development of this project can progress in parallel. Perhaps someone with knowledge of each part who can designate a component or draw a schematic that is known to work with all the other components would certainly be helpful. However one is free to work on their choice for component and submit it as a candidate for the initial release. If there is more than one candidate, it would be voted on by all the contributing group members. If not, you're the first to join. So far, **Andreas Eriksen** has done some very interesting things with his **PotatoP** project and took some inspiration from this and I think it is very interesting see how ideas can freely permeate through a collection of similar projects. He also calculated the power consumption of the Artemis module (which has an Apollo3, and found it uses around 22mW (**update** 1/19/2023: 6.6mW! on typing and refreshing

screen) when typing with constant refreshes-which is really great. Those are the kinds of discoveries I seek in this project).

I also discovered from his Andreas' links this website: <http://www.technoblogy.com> which has some really interesting portable devices with keyboards and displays, such as the LISP Badge: <http://www.technoblogy.com/show?2AEE> and some other boards like on r/Cyberdeck.

What I think is remarkable about these gadgets is how lightweight they are. Phones today have huge screens and weigh a lot, due to their batteries, yet a solar laptop could be developed that weighs less, with its main weight being plastic enclosure, rather than the battery. So one goal is that large laptops, with comfortable, full sized keyboards could weigh less than phones.

If a solar panel is able to successfully power an MCU, display, and keyboard 99% of the time under a single lightbulb\*, for peace of mind, one might only need a 350mAh backup battery (or less) instead of 2000Mah battery that I've use to run a Raspberry Pi 3B+. The goal of this project is to select components that could one day be programmed to boot a general purpose OS. Testing keyboard outputs and programming is certainly an integral process, though. I've also recently found an **amazing** programmer who develops **U-boot** and hopefully uclinux can be ported. So your expertise is highly sought!

\* Why a lightbulb and not the sun? Well, for one, I believe in setting an extremely high benchmark as a way to set a clear limit on power consumption, while also having a ubiquitous ability to charge in both indoor and outdoor environments. For example, let's say you're in a college auditorium with 120 seats and you're taking notes in class- but prefer to **type them**. Every seat doesn't have it's own outlet for charging, and you don't want to browse the web while you're supposed to be taking notes in class. A laptop with just note taking capabilities would actually be able to charge from the auditorium ceiling lights, much like a solar panel could power a calculator. At worst, it might not result in a net *increase* of charge while using it, but *slow* down the depletion of the battery if you take the solar laptop to class and forgot to charge it, but it has 5% battery. It might not charge the laptop the entire hour (esp if the lights dim during a presentation/video) so it might trickle charge only 1-2%, so if you're taking notes, it might use 5% of the battery in one hour without any charging and it might shutoff before the end of the hour, but only 3% with indoor lighting (i.e 2% remaining, enough to save the document and transfer the file to another PC in the dorm and recharge the laptop on the campus quad or once back at the dorm).

-----  
Update 8-9-22

This project has always been idea that needed to get off the drawing board before if could realistically be prototyped. As mentioned before, I am not an engineer with programming or PCB capabilities. This projects exists solely to explore *how*, *not if*, it can be done.

[update 12-25-22- as this section was written in August of 2022, and pre-birdsite takeover, I should add, that "not a huge Tesla fan, even in August, was a polite understatement] I am not a huge Tesla fan, but I found this story very interesting. The GigaPress example: Tesla reached out to the six largest 6 die-casting makers in the world and asked them if they could make a single press for a Tesla. 5 of them said no, One of them said, "maybe."

Source:

<https://www.teslarati.com/tesla-new-giga-press-supplier-rumor/>

<https://www.facebook.com/watch/?v=6280176081998143>

[https://en.wikipedia.org/wiki/Giga\\_Press](https://en.wikipedia.org/wiki/Giga_Press)

“When we were trying to figure this out, there were six major casting manufacturers in the world. We called six. Five said ‘no,’ one said ‘maybe.’ I was like ‘that sounds like a yes.’ So with a lot of

effort and great ideas from the team, we’ve made the world’s biggest casting machine work very efficiently to create and radically simplify the manufacturing of the car,” Musk said."

So this project isn't here to debate why something can't be made, or why I should look into something with more performance and, in *your* words, "marginally increased power consumption". I understand there are countless projects out there that can deliver that. My communication skills are not always the best, but I try to clarify and revise whenever I can to help drive such a point. Part of why I somewhat gave up on this project a year ago is because I realize that solar-powered phones/laptops are not in demand and I needed to take a break since I didn't have any idea what to do with it. Breaks can be good and refreshing.

What has changed since 2021? Well, there are a **handful of more battery-less** microcontrollers. No 10mW Microprocessors that can run linux though.

I have followed technology news for over 15 years. I am a occasionally a consummate news junkie. In 2011 I first read about the solar powered Claremont demo by Intel. Since then, I have never found any any chipmakers that released NTV-capable chips, save for microcontrollers like Ambiq Apollo 4. The only application processor that was mentioned to use NTV is/was the **MicroMagic 10mW** processor over a year ago, and hasn't been released or updated. The **Quark x86** line of processors was discontinued in 2016, after the Raspberry Pi and Soc market gained dominance. But what I find fascinating (and frustrating) is that no one is clamoring over the potential for minimum (ntv) power chips that could be run in fully solar-powered laptops if only they were accompanied by a low-power screen like memory in pixel or e-ink. The Claremont was a **32nm optimization** of a Pentium P54C.

[https://en.wikipedia.org/wiki/Instructions\\_per\\_second#Millions\\_of\\_instructions\\_per\\_second\\_\(MIPS\)](https://en.wikipedia.org/wiki/Instructions_per_second#Millions_of_instructions_per_second_(MIPS))

Intel Pentium	188 MIPS at 100 MHz	1.88	1.88	1994	[54]
---------------	---------------------	------	------	------	------

Without necessarily seeking the bloatware that followed it, it is a goal of mine to see a portable Qwerty-based device that can run user-space applications on solar, not just microcontrollers that can on a device using 1990s software with no need to have the same security protections of network stacks since it is primarily designed for an offline leisure device. The MicroMagic is said to be run between a 10nm and a 20nm FinFet process, which would make running an application processor on solar quite feasible. Lower process nodes routinely are used to run chips at faster clocks to consume the same amount of power. This is the norm. That doesn't really interest me- it bores me in fact. The Claremont was rare in that it didn't always try run faster because it could. It set a limit and delivered it. Partly why the Quark was discontinued- One news site said that Intel didn't know what to do with it. But slow doesn't mean useless. It just means "niche" in market terms.

-----

(Update 8-31-22. Without having any proof, I have speculated for years that the reason Intel or Samsung didn't release a solar power able processor isn't that it wouldn't necessarily be unsellable or an unpopular product, but because it could eat into sales of the market segment above it- I.e Celeron processors)- if the processor was feature rich enough -"good enough computing" -see [https://rhombus-tech.net/whitepapers/ecocomputing\\_07sep2015/](https://rhombus-tech.net/whitepapers/ecocomputing_07sep2015/)

Cold fusion was once ridiculed because of some poor publishing issues. Today cold fusion is a respected and serious endeavor that scientists are quietly researching, hoping to optimize the yields of fusion power. Edit 12/17/22: net fusion power discovered:  
<https://www.science.org/content/article/historic-explosion-long-sought-fusion-breakthrough>

You don't hear computer engineers quietly researching solar powered computers for the same reason. There no stigma nor shame in announcing a press release once a year or two, along the lines of, "We're still working on developing a solar powered cpu that's fast enough to run

Windows 11 but we're not there yet." So if no one is doing that, maybe it's a secret weapon -that is- a mature, ready to release product on the backburner that would get launched if Intel lost market share for whatever reason (i.e ARM processors/RISC). Some of these speculations could be extremely unlikely. But I am just devising a laundry list of scenarios that could ever happen if market share ever shifted in such a way that favored a startup fabless company that sought to take share away from Intel. In a recent development, last year, Intel announced that they would open up their foundries to other businesses. So in a way, they joined the pure-play business in that they'd cede some of their exclusive foundry space to other ISA developers. Would competitors be able to rent the EUVs? Maybe... but then again, wouldn't this just accelerate Intel's development of solar powerable NTV processors?

----

9/7/22: The critique here is that few are asking, why was the demo just a demo? When someone says ""Nothing to see here, move along." or "no it's not for sale" That raises more questions than answers. It's not about whether the technology was ready to run Windows 7 in 2011. I know it wasn't ready for that. It's what the demo represents in terms of potentially new ways of doing computing.

[https://en.wikipedia.org/wiki/Abductive\\_reasoning](https://en.wikipedia.org/wiki/Abductive_reasoning)

"It starts with an observation or set of observations and then seeks the simplest and most likely conclusion from the observations. This process, unlike **deductive reasoning**, yields a plausible conclusion but does not positively verify it. Abductive conclusions are thus qualified as having a remnant of uncertainty or doubt, which is expressed in retreat terms such as "best available" or "most likely". One can understand abductive reasoning as **inference to the best explanation**,<sup>[3]</sup> although not all usages of the terms *abduction* and *inference to the best explanation* are exactly equivalent."<sup>[4][5]</sup>

To that effect, abductive reasoning not only creates a new set of plausible possibilities missing from the blind spots of both inductive and deductive reasoning, but creates a limited set of avenues to explore:

1. Those who do not understand the technology, and do not think it is possible.
2. Those who do not understand the technology and do think it is possible.
3. Those who do understand the technology, and think or know it is possible but have a conflict of interest- money, ideology, compromise, ego
4. Those who do understand the technology, but have not enough money or power to develop it and wish to promote it.
5. Those who do understand the technology and do have the power to promote or develop it.

There could be a sixth category too. But that is all I can think of. I don't have a sixth sense ;)

I understand something isn't for sale, but tech news readers who enjoy reading about the latest Threadripper or 64 core Xeon processors should pause and think for a second, that what was a demo has effectively turned into a leak. My question is, why wasn't anyone else asking about it in 2011? I was talking about it in 2012, where I referenced the same Semi-Accurate article on the Raspberry Pi forum: <https://forums.raspberrypi.com/viewtopic.php?p=206323#p206323>

Wed Oct 31, 2012 5:03 pm

<https://orjoules.wordpress.com/2011/10/...ar-laptop/>

From what I've gathered, **solar** panels have already been made to power the **Raspberry** pi, using a 4watt panel with a 12V, 1.3amp charger here:

<http://raspberrypi-projects.com/category/ing/solar/>

<http://www.instructables.com/id/Solar-P...pberry-Pi/>

[elec.com/?page\\_id=1280](http://elec.com/?page_id=1280)

Low-powered E-ink/like displays, among dual-mode ones (B&W & Color), such as Pixel Qi, have kits that connect to LVDS, such as by

TinCanTools: <http://tincantools.com/product.php?prod ... 256&page=1>

<http://www.bootstrapsolar.com/collectio...olar-panel>

The costs so far:

Raspberry Pi: \$25

HDMI to LVDS adapter: \$35 from Chalkboard Electronics

Pixel Qi LCD to LVDS DIY kit: \$299 from TinCanTools; works with Pandaboard, not sure about R-pi

5W Solar Panel: \$31 from Bootstrap Solar

K2B12V7EB-Lith ... sbs\_auto\_6 (the battery would need to power both the SoC plus the LVDS adapter, which outputs to the screen, so

know if it needs two 6V outputs or one 12V, etc, from a controller)

Lastly, a USB keyboard with a built-in touchpad for clicking and scrolling (wherever one can find one) \$30-40.

Total cost for a **solar** laptop: \$569, excluding charge controller, which Bootstrap **solar** sells (may have other alternatives. some **solar** panels have them built in when using less than a number of Amps)

I recall one forum post that said there is an LVDS adapter being worked on that works specifically for the Pixel Qi to the Rasp Pi. I will post that soon when I find it.

<http://semiaccurate.com/2011/09/28/inte...mpressive/>

In practice, they may run at 300 milliwatts (active) to be of mainstream attractiveness. But also, more recently, ARM announced their highest

solarlaptop

Posts: 2

Joined: Wed Oct 31, 2012 3:25 pm

The hacker ethic is to turn what was never intended by an inventor's purpose to deliberately announce a new functional purpose. How a technology is used faces the same dilemmas as any other technology. Are they afraid the technology will fall into the wrong hands? Don't be evil. Use technology for good. No doubt about that. That isn't the focus of this hack- that is something that only comes after a functional prototype. But feel free to educate yourself: that: [https://en.wikipedia.org/wiki/Hacker\\_ethic](https://en.wikipedia.org/wiki/Hacker_ethic) Hackers are not "Crackers"

<https://stallman.org/articles/on-hacking.html>

<https://www.educba.com/hackers-vs-crackers/>

\*\*\*\*\*

<https://www.tomshardware.com/news/intels-foundry-services-lands-mediatek-as-a-16nm-customer> )

[only parenthetical section between dashed lines is part of 8-31-22 update. Below this line is from an earlier post and resumes from above dashed lines.]

\*\*\*\*\*

I have tons of ideas what I could do with a processor running windows or linux at 90mhz. Partly it is nostalgia. Often times when I contact someone for engineering design questions, I often get this blank response, like, "why would I want to spend all that money to do that, or why not use something more powerful?" In the customer service world, the "customer is always right". I dislike using that phrase, because I have worked in customer service before, but I understand it. There are many SBCs out there that have a specific function or niche advantage over other SBCs, yet it would be just as innovative to see more chips that are designed based on their power consumption first, and not how much horsepower they have.

\_\_\_\_\_

Designed for writers first. A scenic detour from an all-purpose laptop. With an OS like Nanolinux but can run on 8MB RAM:

<https://sourceforge.net/projects/nanolinux/> , <https://arm.slitaz.org/rpi/> or <http://www.tinycorelinux.net/welcome.html>

Not designed to replace your productivity/performance-gearred laptop, but to supplement it. (Though for writers, typing without distraction *is the productivity*).

Unless this turns into the OLPC, in which it would be someone's 1st laptop: <https://www.theverge.com/2018/4/16/17233946/olpcs-100-laptop-education-where-is-it-now>

Inspiration:

<https://medium.com/this-should-exist/prose-a-distraction-free-e-ink-laptop-for-thinkers-writers-4182a62d63b2>

<https://ploum.net/the-computer-built-to-last-50-years/>

<https://gemini.circumlunar.space/>

This project seems realistically feasible within 1-2 yrs. However, I cannot do it alone due to the amount of engineering, money, and time involved. I don't know how many people it would take, but I imagine it would be somewhere on the scale of the developers for the original Raspberry Pi. Since this is intended to be a free and open-source project, I have no interest in owning the IP for this. I would rather see the project develop and then various homebrew manufacturers capable of producing the laptop's **STL's** designs. I don't expect anyone to know how the entire laptop motherboard works if they specialize in only one or two technologies. But by recruiting specialists in each area, the product could be realized. Therefore, this project is designed to be interdisciplinary and multidisciplinary. See this post on how I think this project is like designing a space shuttle: <https://hackaday.io/page/9864-3-quotes-from-the-big-three>

This is a niche product, understandably, at first glance. But the value of this product aims to look deeper and a longer view towards exploiting the power efficiency of a microcontroller and an IoT power management towards general purpose **userspace** applications. Indoor solar panels could power an entire laptop, if the thermal design power (TDP) were limited to 5mW. I think it is better to set a limit and creatively determine how many apps could be designed under that, rather than allocating an "unlimited" or unconsidered TDP (above 100mW-30W).

This design concept could be called "PowerFirst." That is,