

Andrew Sloss • FollowingVice President of Technology :: Vaire Computing :: Physics-Aware

Architectures :: Fellow of the British Computing Society :: Affiliate Assistant Professor,

Diniversity of Washington1mo • Edited •

NEW SILICON PARETO CURVE, EVP: I've debated this problem for a while, and many beople have looked at replacing the infamous PPA Pareto curve. I have played with adding a terconnects (including the pins) into the equation and 4-letter and 5-letter replacements. If the playing with several alternatives, I think EVP is probably the most effortless future can and more straightforward to pronounce than the alternatives.

First-pass justifications:

FENERGY, E: because our community should care not only about Performance but the "cost" of Performance, i.e., energy-in and the heat-out. Power really does not show the cost. Yes, time is a function of Performance, but it is also a function of cost. I am concerned that the industry has lost its Moral Imperative on efficiency. Reduction of logic or geometry shrinkage are minor factors in the efficiency game and not very useful ones.

OLUME, V: yes, we will be going to physical 3D silicon, no longer caring about 2D floorplans (very 70s). We will choose computational cubes over pancakes. We will care more about making 3D circuits cool enough to drive future computational cubes that avoid thermal nuclear meltdowns.

FPERFORMANCE, P: does not change. Performance is the metric for a satisfied consumer.

j
Again, linked to Energy, but how much is too much? How close can we push modern

1

computing world towards the Margolus-Levitin limit with the available Energy without destroying the worlds resources in the process.

#vairecomputing #PPA #EVP #Physics #nearzeroenergycomputing #future #semiconductor The New Pareto curve ٧ a t е t 0 ٧ Energy i Volume е W Power Performance Performance ı a Area r Post Moore's Law Rules ⇒ g е Moore's Law Rules ⇒ r i m a g е